Stratix® 10 Power Management User Guide

Download PDF
ID 683418
Date 10/29/2024
Public
Document Table of Contents
Document Table of Contents x
1. Stratix® 10 Power Management Overview 2. Stratix® 10 Power Management Architecture and Features 3. Stratix® 10 Power Management and VID Interface Implementation Guide 4. Stratix® 10 Power Management User Guide Archives 5. Document Revision History for the Stratix® 10 Power Management User Guide
2. Stratix® 10 Power Management Architecture and Features x
2.1. Power Consumption 2.2. Power Reduction Techniques and Features 2.3. Power-On Reset Circuitry 2.4. Power Sequencing Considerations for Stratix® 10 Devices 2.5. Power Supply Design
2.1. Power Consumption x
2.1.1. Dynamic Power Equation
2.2. Power Reduction Techniques and Features x
2.2.1. SmartVID Standard Power Devices 2.2.2. Power-Screened Devices 2.2.3. Temperature Compensation 2.2.4. DSP and M20K Power Gating 2.2.5. Clock Gating 2.2.6. Power Sense Line
2.2.1. SmartVID Standard Power Devices x
2.2.1.1. SmartVID Feature Implementation in Stratix® 10 Devices 2.2.1.2. SDM Power Manager
2.2.1.2. SDM Power Manager x
2.2.1.2.1. PMBus Master Mode 2.2.1.2.2. PMBus Slave Mode
2.3. Power-On Reset Circuitry x
2.3.1. Power Supplies Monitored and Not Monitored by the POR Circuitry
2.4. Power Sequencing Considerations for Stratix® 10 Devices x
2.4.1. Power-Up Sequence Requirements for Stratix® 10 Devices 2.4.2. Power-Down Sequence Recommendations and Requirements for Stratix® 10 Devices
3. Stratix® 10 Power Management and VID Interface Implementation Guide x
3.1. Stratix® 10 Power Management and VID Interface Getting Started
3.1. Stratix® 10 Power Management and VID Interface Getting Started x
3.1.1. Specifying Parameters and Options
3.1.1. Specifying Parameters and Options x
3.1.1.1. Configuration Pin Parameters 3.1.1.2. Power Management and VID Parameters 3.1.1.3. Stratix® 10 Power Management and VID Interface QSF Constraint Guide
1. Stratix® 10 Power Management Overview
2. Stratix® 10 Power Management Architecture and Features
3. Stratix® 10 Power Management and VID Interface Implementation Guide
4. Stratix® 10 Power Management User Guide Archives
5. Document Revision History for the Stratix® 10 Power Management User Guide

3.1.1.1. Configuration Pin Parameters

You can configure the following power management pins using the GUI parameters.

Table 10.  Configuration Pin Parameters
Parameters Value Description
Use PWRMGT_SCL output SDM_IO0

This is a required PMBus interface for the power management when the VID operation mode is the PMBus Master or PMBus Slave mode.

Disable this parameter for the non-SmartVID device.

Altera recommends using the SDM_IO14 pin for this parameter.

SDM_IO14
Use PWRMGT_SDA output SDM_IO11

This is a required PMBus interface for the power management when the VID operation mode is the PMBus Master or PMBus Slave mode.

Disable this parameter for the non-SmartVID device.

Altera recommends using the SDM_IO11 pin for this parameter.

SDM_IO12
SDM_IO16
Use PWRMGT_ALERT output SDM_IO0

This is a required PMBus interface for the power management that is used only in the PMBus Slave mode.

Disable this parameter for the non-SmartVID device.

Altera recommends using the SDM_IO12 pin for this parameter.

This parameter is an active-low signal.
SDM_IO9
SDM_IO12
Related Information
Level Two Title