Stratix® 10 Power Management User Guide

Download PDF
ID 683418
Date 10/29/2024
Public
Document Table of Contents
Document Table of Contents x
1. Stratix® 10 Power Management Overview 2. Stratix® 10 Power Management Architecture and Features 3. Stratix® 10 Power Management and VID Interface Implementation Guide 4. Stratix® 10 Power Management User Guide Archives 5. Document Revision History for the Stratix® 10 Power Management User Guide
2. Stratix® 10 Power Management Architecture and Features x
2.1. Power Consumption 2.2. Power Reduction Techniques and Features 2.3. Power-On Reset Circuitry 2.4. Power Sequencing Considerations for Stratix® 10 Devices 2.5. Power Supply Design
2.1. Power Consumption x
2.1.1. Dynamic Power Equation
2.2. Power Reduction Techniques and Features x
2.2.1. SmartVID Standard Power Devices 2.2.2. Power-Screened Devices 2.2.3. Temperature Compensation 2.2.4. DSP and M20K Power Gating 2.2.5. Clock Gating 2.2.6. Power Sense Line
2.2.1. SmartVID Standard Power Devices x
2.2.1.1. SmartVID Feature Implementation in Stratix® 10 Devices 2.2.1.2. SDM Power Manager
2.2.1.2. SDM Power Manager x
2.2.1.2.1. PMBus Master Mode 2.2.1.2.2. PMBus Slave Mode
2.3. Power-On Reset Circuitry x
2.3.1. Power Supplies Monitored and Not Monitored by the POR Circuitry
2.4. Power Sequencing Considerations for Stratix® 10 Devices x
2.4.1. Power-Up Sequence Requirements for Stratix® 10 Devices 2.4.2. Power-Down Sequence Recommendations and Requirements for Stratix® 10 Devices
3. Stratix® 10 Power Management and VID Interface Implementation Guide x
3.1. Stratix® 10 Power Management and VID Interface Getting Started
3.1. Stratix® 10 Power Management and VID Interface Getting Started x
3.1.1. Specifying Parameters and Options
3.1.1. Specifying Parameters and Options x
3.1.1.1. Configuration Pin Parameters 3.1.1.2. Power Management and VID Parameters 3.1.1.3. Stratix® 10 Power Management and VID Interface QSF Constraint Guide
1. Stratix® 10 Power Management Overview
2. Stratix® 10 Power Management Architecture and Features
3. Stratix® 10 Power Management and VID Interface Implementation Guide
4. Stratix® 10 Power Management User Guide Archives
5. Document Revision History for the Stratix® 10 Power Management User Guide

2.2.1.2. SDM Power Manager

Figure 2. SDM Power Manager Block Diagram

In Stratix® 10 devices, the SmartVID feature is managed by the SDM subsystem. The SDM subsystem is powered up after VCC and VCCP voltage levels are powered up to 0.9V. The SDM Power Manager reads the VID-fused value and communicates this value to the external voltage regulator through the PMBus interface.

The SDM Power Manager has the following stages:

  • Initial stage
    • Sets the external voltage regulator to supply power to VCC and VCCP to the voltage level based on the VID-fused value and the device temperature.
    • Configures the FPGA and switches the FPGA to user mode.
  • Monitor stage
    • Monitors temperature and updates the VCC and VCCP.

You cannot use the SDM power manager to manually read data from, or write commands to a voltage regulator module, or any other agent on the PMBus. When operating as a PMBus master, the Stratix® 10 PMBus interface is designed to only provide communications across the PMBus that are required for the SmartVID logic to control the voltage regulator module that is supplying power to VCC or VCCP . When the FPGA is in the PMBus slave mode, the external master reads data from, and send commands to the voltage regulator module.


Section Content
PMBus Master Mode
PMBus Slave Mode

Level Two Title