Serial Lite IV Intel Agilex® 7 FPGA IP Design Example User Guide

Download PDF
ID 683391
Date 10/02/2023
Public
Document Table of Contents
Document Table of Contents x
1. About the Serial Lite IV Intel Agilex® 7 FPGA IP Design Example User Guide 2. Quick Start Guide 3. Detailed Description for Serial Lite IV Design Example 4. Serial Lite IV Intel Agilex® 7 FPGA IP Design Example User Guide Archives 5. Document Revision History for the Serial Lite IV Intel Agilex® 7 FPGA IP Design Example User Guide
2. Quick Start Guide x
2.1. Design Example Block Diagram 2.2. Hardware and Software Requirements 2.3. Generating the Design 2.4. Compiling and Simulating the Design 2.5. Compiling and Testing the Design
2.3. Generating the Design x
2.3.1. Design Example Parameters 2.3.2. Directory Structure
3. Detailed Description for Serial Lite IV Design Example x
3.1. Features 3.2. Design Example Components 3.3. Simulation 3.4. Hardware Testing 3.5. Error Handling 3.6. Link Debugging Sequence 3.7. Serial Lite IV IP Toolkit
3.2. Design Example Components x
3.2.1. Traffic Generator 3.2.2. Traffic Checker 3.2.3. DCFIFO
3.3. Simulation x
3.3.1. Simulation Results for Basic Mode 3.3.2. Simulation Result for Full Mode
3.4. Hardware Testing x
3.4.1. Hardware Testing Result for Basic Transfer Mode 3.4.2. Hardware Testing Result for Full Transfer Mode 3.4.3. Traffic Statistic Results
3.7. Serial Lite IV IP Toolkit x
3.7.1. Setting Up and Running the Toolkit 3.7.2. Toolkit GUI Settings
1. About the Serial Lite IV Intel Agilex® 7 FPGA IP Design Example User Guide
2. Quick Start Guide
3. Detailed Description for Serial Lite IV Design Example
4. Serial Lite IV Intel Agilex® 7 FPGA IP Design Example User Guide Archives
5. Document Revision History for the Serial Lite IV Intel Agilex® 7 FPGA IP Design Example User Guide

3.2.1. Traffic Generator

The traffic generator generates traffic in a deterministic format to verify that data is transmitted correctly across the link. The traffic consists of sets of sample words, one for each lane on the link, that the traffic checker transmits to the source user interface.

If you configure the Serial Lite IV IP in full mode, the traffic generator also asserts the tx_is_usr_cmd signal at random to specify the packet is from user data for testing purposes. The Serial Lite IV IP asserts the num_valid_bytes_eob control signal to signify the number of valid bytes of the burst packet.

Figure 7. Traffic Generator Sample Word FormatThis figure shows the format of the sample words generated for each lane.
Table 7.  Traffic Generator Sample Word Fields

Field

Bits

Description

Word ID

63–59

Contains a static value to distinguish which 64-bit word on the user interface that this sample was presented on. The Word ID value ranges from 0 to (lanes – 1).

Burst Count

58–32

Tracks the number of bursts used to transfer the sample data. This field value starts with one after reset and is incremented each time the start_of_burst signal asserts on the source user interface.

Word Count

31–0

Tracks the number of valid sample words that the traffic generator transfers, across all bursts, to the source user interface.

Level Two Title