Visible to Intel only — GUID: kdt1560410309227
Ixiasoft
1. About the Serial Lite IV Intel Agilex® 7 FPGA IP Design Example User Guide
2. Quick Start Guide
3. Detailed Description for Serial Lite IV Design Example
4. Serial Lite IV Intel Agilex® 7 FPGA IP Design Example User Guide Archives
5. Document Revision History for the Serial Lite IV Intel Agilex® 7 FPGA IP Design Example User Guide
Visible to Intel only — GUID: kdt1560410309227
Ixiasoft
3.1. Features
You can use the design example to test the following features of the Serial Lite IV IP:
- Basic and full transmission modes:
- Basic mode—This is a pure streaming mode where data is sent without the start-of-packet, empty cycle, and end-of-packet to increase bandwidth. The IP takes the first valid data as the start of a burst.
- Full mode—This is a packet transfer mode. This mode sends a burst and a sync cycle at the start and end of a packet as delimiters.
- Master and slave test mode in hardware testing.
- Transceiver data rate up to:
- Data error reporting including PCS errors, loss of alignment, CRC errors, and data invalid errors on the RX datapath.
- Traffic checker for data verification and lane deskew verification.
- System console commands for hardware testing.
- Serial Lite IV IP debugging toolkit.
- Debugging sequence.
2 The maximum data rate that the IP can achieve depends on the device speed grade. Refer to Intel Agilex® 7 FPGAs and SoCs Device Data Sheet: F-Series and I-Series for more information about maximum data rate for each device speed grade.