Serial Lite III Streaming Intel® Stratix® 10 FPGA IP Design Example User Guide

ID 683341
Date 11/01/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.3.1.2. User Clock

The fPLL generates a user clock for sourcing and sinking data into the Serial Lite III Streaming IP core.