R-Tile Intel® FPGA IP for PCI Express* IP Core Release Notes

ID 683311
Date 7/08/2024
Public

1.6. R-Tile IP for PCI Express IP Core v9.0.0

Table 11.  v9.0.0 2023.04.03
Quartus® Prime Version Description Impact
23.1 Agilex™ 7 FPGAs renamed to Agilex™ 7 FPGAs. -
Added support for the Performance Design Example. The Performance Design Example can be generated in the IP Parameter Editor targeting the Agilex™ 7 I-Series Development Kit.
The Performance Design Example has a fixed configuration for payload size and Completion TLPs from the link partner. The Performance Design Example has a fixed configuration of 512B payload size, and requires a single Completion TLP from the link partner for each Memory Read.
Added Lane Margining support in the R-Tile PCIe Debug Toolkit. The Lane Margining feature in the PCIe Debug Toolkit can be used to assess the electrical health of the PCIe link.
Updated the refclk1 requirements when the Independent GPIO PERST parameter is enabled. refclk1 may not be an "always running" clock when the Independent GPIO PERST parameter is enabled.
Note: Please review the latest Knowledge Base Articles applicable to the R-Tile Avalon Streaming Intel FPGA IP for PCI Express at the FPGA Knowledge Base.
Table 12.  R-tile Avalon Streaming IP for PCIe Support Matrix for Agilex™ 7 DevicesEP = Endpoint, RP = Root Port, BP = TLP Bypass. Support level keys: S = simulation, C = compilation, T = timing, H = hardware, N/A = configuration not supported.
Configuration PCIe IP Support Timing Support
EP RP BP UP/DN -1 -2 -3
16-channel PIPE Direct N/A N/A N/A 500 MHz 500 MHz N/A
Gen5 x16 1024-bit SCTH SCTH SCTH 500 MHz 500 MHz N/A
Gen4 x16 1024-bit SCTH SCTH SCTH 300 MHz 300 MHz 300 MHz
Gen3 x16 1024-bit SCTH SCTH SCTH 300 MHz 300 MHz 300 MHz
Gen4 x16 512-bit (*) SCTH SCTH SCTH 500 MHz 500 MHz N/A
Gen3 x16 512-bit (*) SCTH SCTH SCTH 500 MHz 500 MHz N/A
Gen5 x8/x8 512-bit SCTH SCTH SCTH 500 MHz 500 MHz N/A
Gen4 x8/x8 512-bit SCTH SCTH SCTH 300 MHz 300 MHz 300 MHz
Gen3 x8/x8 512-bit SCTH SCTH SCTH 300 MHz 300 MHz 300 MHz
Gen4 x8/x8 256-bit (*) SCTH SCTH SCTH 500 MHz 500 MHz N/A
Gen3 x8/x8 256-bit (*) SCTH SCTH SCTH 300 MHz 300 MHz 300 MHz
Gen5 x4/x4/x4/x4 256-bit SCTH SCTH SCTH 500 MHz 500 MHz N/A
Gen4 x4/x4/x4/x4 256-bit SCTH SCTH SCTH 500 MHz 500 MHz N/A
Gen3 x4/x4/x4/x4 256-bit SCTH SCTH SCTH 300 MHz 300 MHz 300 MHz
Gen4 x4/x4/x4/x4 128-bit (*) SCTH SCTH SCTH 500 MHz 500 MHz N/A
Gen3 x4/x4/x4/x4 128-bit (*) SCTH SCTH SCTH 300 MHz 300 MHz 300 MHz
Note:
(*) These configurations are only available in devices with the following OPNs:
  • AGIx027R29AxxxxR2
  • AGIx027R29AxxxxR3
  • AGIx027R29BxxxxR3
  • AGIx023R18AxxxxR0
  • AGIx041R29DxxxxR0
  • AGIx041R29DxxxxR1
For additional details on OPN decoding, refer to Agilex™ 7 FPGAs and SoCs Device Overview.