F-Tile CPRI PHY Intel® FPGA IP User Guide

Download PDF
ID 683284
Date 8/15/2024
Public
Document Table of Contents
Document Table of Contents x
1. About the F-Tile CPRI PHY Intel® FPGA IP 2. Getting Started 3. IP Parameter Settings 4. Functional Description 5. IP Registers 6. F-Tile CPRI PHY Intel FPGA IP User Guide Archives 7. Document Revision History for the F-Tile CPRI PHY Intel FPGA IP User Guide
1. About the F-Tile CPRI PHY Intel® FPGA IP x
1.1. Supported Features 1.2. Block Diagram 1.3. Device Family Support 1.4. Device Speed Grade Support 1.5. Resource Utilization 1.6. F-Tile CPRI PHY IP Release Information
2. Getting Started x
2.1. Installing and Licensing Intel® FPGA IP Cores 2.2. Specifying the IP Core Parameters and Options 2.3. Generated File Structure 2.4. IP Core Testbenches
2.1. Installing and Licensing Intel® FPGA IP Cores x
2.1.1. Intel® FPGA IP Evaluation Mode
2.2. Specifying the IP Core Parameters and Options x
2.2.1. Reference and System PLL Clock for your IP Design
3. IP Parameter Settings x
3.1. Analog Parameters for F-Tile IPs
4. Functional Description x
4.1. Reset Logic 4.2. Latency Measurement
4.2. Latency Measurement x
4.2.1. Deterministic Latency 4.2.2. Calculation for 64b/66b Datapath
1. About the F-Tile CPRI PHY Intel® FPGA IP
2. Getting Started
3. IP Parameter Settings
4. Functional Description
5. IP Registers
6. F-Tile CPRI PHY Intel FPGA IP User Guide Archives
7. Document Revision History for the F-Tile CPRI PHY Intel FPGA IP User Guide

4. Functional Description

The F-Tile CPRI PHY Intel® FPGA IP consists of the following modules:
  • F-Tile transceiver channels which consists of PMA and RS-FEC hard logic to support CPRI and Ethernet protocols. It also contains a hard PCS block that provides 64b/66b encoding scheme for 10.1376, 12.1651, and 24.33024 Gbps CPRI line rates. For more information, refer to the F-tile Architecture and PMA and FEC Direct PHY IP User Guide.
  • Soft Reset Controller—a reset controller that manages reset signals according to the F-Tile CPRI PHY Intel® FPGA IP requirements.
  • Elastic FIFO (EFIFO)—a dual clock FIFO that matches the rate differences between the F-Tile hard logic and soft logic.
  • Latency measurement—a module that generates a sync pulse to measure the datapath delay of the F-Tile CPRI PHY Intel® FPGA IP.
  • Low Speed PCS—a soft PCS block that provides the 8b/10b encoding scheme for the CPRI line rates of 9.8 Gbps and below.
Figure 12. IP Block Diagram

Section Content
Reset Logic
Latency Measurement

Related Information
Level Two Title