Visible to Intel only — GUID: mwh1410471197943
Ixiasoft
Visible to Intel only — GUID: mwh1410471197943
Ixiasoft
4.3. Reducing Placement Time
- The number of ways the logic in your design can be placed in the device.
- The settings that control the amount of effort required to find a good placement.
You can also observe the placement of major logic blocks in your design (over multiple compiles) to see whether the major blocks tend to get placed in the same places in the floorplan between the compiles. Suppose major blocks get placed in different places in some compiles. If those placements correlate with good QoR, create Logic Lock regions to ensure the blocks are placed in those regions with good QoR, which should help reduce compile time.
You can reduce the placement time by changing the settings for the placement algorithm, or by using incremental compilation to preserve the placement for the unchanged parts of your design.
Sometimes there is a trade-off between placement time and routing time. Routing time can increase if the placer does not run long enough to find a good placement. When you reduce placement time, ensure that it does not increase routing time and negate the overall time reduction.