25G Ethernet Stratix® 10 Intel® FPGA IP Design Example User Guide

ID 683252
Date 6/20/2024
Public
Document Table of Contents

3.4. Simulation

The testbench sends traffic through the IP core, exercising the transmit side and receive side of the IP core.