Intel® Quartus® Prime Pro Edition User Guide: Timing Analyzer
A newer version of this document is available. Customers should click here to go to the newest version.
Visible to Intel only — GUID: mwh1410383735356
Ixiasoft
Visible to Intel only — GUID: mwh1410383735356
Ixiasoft
3.6.6. Creating I/O Constraints
Specify internal and external timing requirements before you fully analyze a design. With external timing requirements specified, the Timing Analyzer verifies the I/O interface, or periphery of the device, against any system specification.