5.3. ROM: 1-PORT IP Core Parameters
This table lists the parameters for the ROM: 1-PORT IP Core.
Parameter | Legal Values | Description | |
---|---|---|---|
Parameter Settings: General Page | |||
How wide should the ‘q’ output bus be? | — | Specifies the width of the ‘q’ output bus. | |
How many <X>-bit words of memory? | — | Specifies the number of <X>-bit words. | |
What should the memory block type be? | Auto, M4K, M9K, M144K, M10K, M20K | Specifies the memory block type. The types of memory block that are available for selection depends on your target device. | |
Set the maximum block depth to | Auto, 32, 64, 128, 256, 512, 1024, 2048, 4096 | Specifies the maximum block depth in words. | |
What clocking method would you like to use? |
|
Specifies the clocking method to use.
|
|
Parameter Settings: Regs/Clken/Aclrs | |||
Which ports should be registered? ‘q’ output port | On/Off | Specifies whether to register the ‘q’ output port. | |
Create one clock enable signal for each clock signal. Note: All registered ports are controlled by the enable signal(s) | On/Off | Specifies whether to turn on the option to create one clock enable signal for each clock signal. | |
More Options | Use clock enable for port A input registers | On/Off | Specifies whether to use clock enable for port A input registers. |
Use clock enable for port A output registers | On/Off | Specifies whether to use clock enable for port A output registers. | |
Create an ‘addressstall_a’ input port. | On/Off | Specifies whether to create a addressstall_a input port. You can create this port to act as an extra active low clock enable input for the address registers. | |
Create an ‘aclr’ asynchronous clear for the registered ports. | On/Off | Specifies whether to create an asynchronous clear port for the registered ports. | |
More Options | ‘address’ port | On/Off | Specifies whether the ‘address’ port should be affected by the ‘aclr’ port. |
‘q’ port | On/Off | Specifies whether the ‘q’ port should be affected by the ‘aclr’ port. | |
Create a ‘rden’ read enable signal | On/Off | Specifies whether to create a read enable signal. | |
Parameter Settings: Mem Init | |||
Do you want to specify the initial content of the memory? | Yes, use this file for the memory content data | Specifies the initial content of the memory. In ROM mode you must specify a memory initialization file (.mif) or a hexadecimal (Intel-format) file (.hex). The Yes, use this file for the memory content data option is turned on by default. |
|
Allow In-System Memory Content Editor to capture and update content independently of the system clock | On/Off | Specifies whether to allow In-System Memory Content Editor to capture and update content independently of the system clock | |
The ‘Instance ID’ of this ROM is | — | Specifies the ROM ID. |