Visible to Intel only — GUID: nik1411004511308
Ixiasoft
1. About This IP Core
2. Getting Started With the 50G Interlaken IP Core
3. 50G Interlaken IP Core Parameter Settings
4. Functional Description
5. 50G Interlaken IP core Signals
6. 50G Interlaken IP Core Register Map
7. 50G Interlaken IP Core Test Features
8. Advanced Parameter Settings
9. Out-of-Band Flow Control in the 50G Interlaken IP core
10. 50G Interlaken Intel® FPGA IP User Guide Archives
11. Document Revision History for 50G Interlaken Intel® FPGA IP User Guide
A. Performance and Fmax Requirements for 40G Ethernet Traffic
2.1. Installing and Licensing Intel® FPGA IP Cores
2.2. Specifying the 50G Interlaken IP Core Parameters and Options
2.3. Files Generated for Arria V GZ and Stratix V Variations
2.4. Files Generated for Intel® Arria® 10 Variations
2.5. Simulating the 50G Interlaken IP Core
2.6. Integrating Your IP Core in Your Design
2.7. Compiling the Full Design and Programming the FPGA
2.8. Creating a Signal Tap Debug File to Match Your Design Hierarchy
5.1. 50G Interlaken IP Core Clock Interface Signals
5.2. 50G Interlaken IP Core Reset Interface Signals
5.3. 50G Interlaken IP Core User Data Transfer Interface Signals
5.4. 50G Interlaken IP Core Interlaken Link and Miscellaneous Interface Signals
5.5. 50G Interlaken IP Core Management Interface
5.6. Device Dependent Signals
Visible to Intel only — GUID: nik1411004511308
Ixiasoft
4.5.1.2. 50G Interlaken IP Core Packet Mode Operation Example
Figure 12. Packet Transfer on Transmit Interface in Packet Mode
This example illustrates the expected behavior of the 50G Interlaken IP core application interface transmit signals during a packet transfer in packet mode.
The figure illustrates a packet mode data transfer of 83 bytes on the transmit interface into the IP core. In this mode, the 50G Interlaken IP core ignores the itx_sob and itx_eob input signals.
To start a transfer, you assert itx_sop when you have data ready on itx_din_words. At the following rising edge of the clock, the IP core detects that itx_sop is asserted, indicating that the value on itx_din_words in the current cycle is the start of an incoming data packet. When you assert itx_sop , you must also assert the correct value on itx_chan to tell the IP core the data channel source of the data. In this example, the value 2 on itx_chan tells the IP core that the data originates from channel number 2.
During the SOP cycle (labeled with data value d1) and the cycle that follows the SOP cycle (labeled with data value d2), you must hold the value of itx_num_valid[2:0] at 3'b100. In the following clock cycle, labeled with data value d3, you must hold the following values on critical input signals to the IP core:
- itx_num_valid[2:0] at the value of 3'b011 to indicate the current data symbol contains three 64-bit words of valid data.
- itx_eopbits[3] high to indicate the current cycle is an EOP cycle.
- itx_eopbits[2:0] at the value of 3'b011 to indicate that only three bytes of the final valid data word are valid data bytes.
This signal behavior correctly transfers a data packet with the total packet length of 83 bytes to the IP core, as follows:
- In the SOP cycle, the IP core receives 32 bytes of valid data (d1).
- In the following clock cycle, the IP core receives another 32 bytes of valid data (d2).
- In the third clock cycle, the EOP cycle, the IP core receives two full words (2 x 8 = 16 bytes) and three bytes of valid data, for a total of 19 valid bytes.
The total packet length is 32 + 32 + 19 = 83 bytes.