ID
683174
Date
4/01/2024
Public
Visible to Intel only — GUID: faq
Ixiasoft
1.3.2.1. Using Simulation Signal Activity Data in Power Analysis
1.3.2.2. Signal Activities from RTL (Functional) Simulation, Supplemented by Vectorless Estimation
1.3.2.3. Signal Activities from Vectorless Estimation and User-Supplied Input Pin Activities
1.3.2.4. Signal Activities from User Defaults Only
1.5.1. Complete Design Simulation Power Analysis Flow
1.5.2. Modular Design Simulation Power Analysis Flow
1.5.3. Multiple Simulation Power Analysis Flow
1.5.4. Overlapping Simulation Power Analysis Flow
1.5.5. Partial Design Simulation Power Analysis Flow
1.5.6. Vectorless Estimation Power Analysis Flow
2.4.1. Clock Power Management
2.4.2. Pipelining and Retiming
2.4.3. Architectural Optimization
2.4.4. I/O Power Guidelines
2.4.5. Dynamically Controlled On-Chip Terminations (OCT)
2.4.6. Memory Optimization (M20K/MLAB)
2.4.7. DDR Memory Controller Settings
2.4.8. DSP Implementation
2.4.9. Reducing High-Speed Tile (HST) Usage
2.4.10. Unused Transceiver Channels
2.4.11. Periphery Power reduction XCVR Settings
Visible to Intel only — GUID: faq
Ixiasoft
Answers to Top FAQs
Updated for: |
---|
Intel® Quartus® Prime Design Suite 24.1 |
This document is part of a collection. You can download the entire collection as a single PDF: Intel® Quartus® Prime Pro Edition User Guides - Combined PDF link |
What is power analysis? |
|
What power analysis tools are provided? |
|
Can I get early power estimates? |
|
How do I run power analysis? |
|
Where are power analysis results? |
|
What factors influence power? |
|
How do I optimize designs for power? |