Visible to Intel only — GUID: iga1430779883574
Ixiasoft
1.1. Prerequisites for HAL Device Driver Development
1.2. Developing the HAL UART Device Driver
1.3. Debugging the bit_bang_uart Project
1.4. The BitBangUartTransmit() Function
1.5. The BitBangUartReceive() Function
1.6. Creating Device Hardware Access Macros
1.7. Staging the HAL Device Driver Development
1.8. Understanding the Hardware-Specific INSTANCE and INIT Macros
1.9. Integrating a New HAL Device Driver in the BSP
1.10. Understanding HAL Mutual Exclusion Resources
1.11. Overview of Debugging Tools for HAL Device Drivers
1.12. Debugging the HAL UART Device Driver
1.13. Conclusion
1.14. Document Revision History
Visible to Intel only — GUID: iga1430779883574
Ixiasoft
1.1.2. Software Requirements for the Driver Example
The following components are required:
- Quartus® II software version 15.0 SP1 or higher.
- Nios II Embedded Design Suite (EDS) version 15.0 SP1 or higher.
- The an459-design-files.zip archive.
The an459-design-files.zip archive contains a hardware design example for the Nios II Cyclone V E FPGA Development Kit, along with software examples and a driver example named my_uart_driver. The following software example projects are included:
- The bit_bang_uart application
- The hello_world_my_uart application
- The hal_my_uart BSP
an459-design-files.zip is available on the HAL Device Drivers Design Example page of the Altera website.
Related Information