SDI II Intel® FPGA IP User Guide

ID 683133
Date 12/09/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

8.1.1. Design Example Presets

The Parameter Editor includes four design example presets using different video standards that you can use to pre-configure the IP and target your device development kit directly. Hover over a preset for its description.
Note: These presets are pointed to development kit design for all families. However, if the design example is set to target the on-board connectors, the daughter card selection is disabled.
Table 66.  Design Example Parameter Settings
Preset Parameter Settings
3G-SDI Serial Loopback
  • Under IP tab:
    • Video standard: 3G-SDI
    • Direction: Transmitter
    • Transmitter options: Insert payload ID enabled
  • Under Design Example tab:
    • Available Design Example: Serial loopback
    • Design Example Options: Dynamic Tx clock switching disabled (can be enabled)
HD-SDI Serial Loopback
  • Under IP tab:
    • Video standard: HD-SDI
    • Direction: Transmitter
  • Under Design Example tab:
    • Available Design Example: Serial loopback
    • Design Example Options: Dynamic Tx clock switching disabled (can be enabled)
Multi Rate Parallel Loopback with VCXO
  • Under IP tab:
    • Video standard: Multi Rate (up to 12G-SDI)
    • Direction: Receiver
    • Receiver options: CRC error output
  • Under Design Example tab:
    • Available Design Example: Parallel loopback with external VCXO
Triple Rate Parallel Loopback without VCXO
  • Under IP tab:
    • Video standard: Triple Rate (up to 3G-SDI)
    • Direction: Receiver
    • Receiver options: CRC error output
  • Under Design Example tab:
    • Available Design Example: Parallel loopback without external VCXO
Figure 54. Location of the Design Example Presets in the Parameter Editor UI