Cyclone® V Hard Processor System Technical Reference Manual

ID 683126
Date 12/03/2024
Public

Visible to Intel only — GUID: sfo1411577337811

Ixiasoft

Document Table of Contents

12.5. Memory Controller Architecture

The SDRAM controller consists of an MPFE, a single‑port controller, and an interface to the CSRs.
Figure 33. SDRAM Controller Block Diagram