Visible to Intel only — GUID: lbl1466724544352
Ixiasoft
Visible to Intel only — GUID: lbl1466724544352
Ixiasoft
10.1. Document Revision History for the Intel® L- and H-Tile Avalon® Streaming and Single-Root I/O Virtualization (SR-IOV) IP for PCI Express* User Guide
Document Version | Quartus® Prime Version | Changes |
---|---|---|
2024.09.12 | 23.4 | Added Notes with reset recommendations to the Resets section. |
2024.04.23 | 23.4 | Updated the Legacy Interrupt Assertion figure and legacy interrupt deassertion information in Legacy Interrupts section. |
2024.03.05 | 23.4 | Added additional information for Questa Intel FPGA Edition in Steps to Run Simulation table in Simulating the Design Example section. |
2023.10.27 | 23.2 | Updated the Release Information section to include the IP version number. |
2022.09.26 | 21.1 | Updated the MSI and MSI-X Capabilities section to include a clarification on how the Table Offset and PBA Offset parameters are used in conjunction with the Table BAR Indicator and Pending BAR Indicator parameters to form the corresponding addresses. |
2022.03.07 | 21.1 | Added the steps to enable 64-bit addressing support for MSI messages to the MSI and Legacy Interrupts. |
2021.10.19 | 21.1 | Changed the device support level for Stratix® 10 to Final Support in the Device Family Support section. |
2021.09.17 | 21.1 | Added a statement to the MSI and Legacy Interrupts section clarifying that the user application logic is responsible for gating the MSI TLP based on the states of the MSI Enable or Bus Master Enable bits in the event of an MSI request. Updated the description of the apps_ready_entr_l23 signal in the Power Management Interface section. |
2021.07.27 | 21.1 | Updated the Function-Level Reset (FLR) Interface section to change the time limits for flr_pf_done and flr_completed_vf signals from 100 microseconds to 100 milliseconds. |
2021.05.27 | 21.1 | Added the Appendix chapter on Root Port enumeration. Added a note to the Features section stating that L- and H-tile Avalon® Streaming IP for PCI Express only supports the Separate Reference Clock With No Spread Spectrum architecture (SRNS), but not the Separate Reference Clock With Independent Spread Spectrum architecture (SRIS). |
2021.01.27 | 20.3 | Removed the statement that only BAR4 can access the MSI-X table for multi-function variants from the Implementing MSI-X Interrupts section. |
2020.10.23 | 20.3 | Changed the byte parity from odd to even in the Stratix 10 Avalon® -ST Settings and Avalon® -ST 256-Bit TX Interface sections. |
2020.10.05 | 20.3 | Updated the IP name to Intel L-/H-tile Avalon Streaming and Single-Root I/O Virtualization (SR-IOV) IP for PCI Express. |
2020.06.03 | 20.1 | Added the description for the new input ninit_done to the Resets sections of Chapters 3 and 6. Also added a link to AN 891: Using the Reset Release Intel FPGA IP, which describes the Reset Release IP that is used to drive the ninit_done input. |
2020.05.11 | 20.1 | Added a clarification in the PCIe Link Inspector Hardware section on which clocks and resets need to be connected for the PCIe Link Inspector to work. Remove a statement about using the Transceiver Toolkit from the Launching the PCIe Link Inspector section because the Transceiver Toolkit is not supported in this release of Quartus® Prime. Changed the Altera Debug Master Endpoint (ADME) module name to Native PHY Debug Master Endpoint (NPDME). |
2020.04.22 | 19.3 | Updated the document title to Stratix® 10 Avalon® streaming and Single-Root I/O Virtualization (SR-IOV) Interfaces for PCI Express* Solutions User Guide to meet new legal naming guidelines. Added a note stating that ctl_shdw_* outputs are valid when the signal ctl_shdw_update is asserted. |
2020.03.24 | 19.3 | Added notes stating that the Hard IP Reconfiguration interface is not accessible if the PCIe Link Inspector is enabled to the Hard IP Reconfiguration Interface sections in Interface Overview and Block Descriptions. |
2020.02.10 | 19.3 | Added a note stating that Root Port mode is not supported if SR-IOV is enabled in the Features section. Added a note stating that a Root Port design example is not available for the Avalon® Streaming (Avalon-ST) IP for PCIe. Updated the description and timing diagram of the app_msi_req signal. |
2019.11.05 | 19.3 | Added a note stating that Root Port Configuration requests are supported via the Hard IP Reconfiguration interface and not the Avalon-ST TX interface in the Avalon-ST TX Interface section. Changed the BAR size range to 256 bytes - 8 Ebytes in the Base Address Registers section. |
2019.09.30 | 19.3 | Added a note to clarify that this User Guide is applicable to H-Tile and L-Tile variants of the Stratix® 10 devices only. Added a note to clarify that the Control Shadow Interface is only used to access VF registers and not PF registers. Removed the signal xcvr_reconfig_readdatavalid from the Hard IP Reconfiguration Signals table. Added Autonomous Hard IP mode to the Features section. Added a note about memory accesses to a disabled Expansion ROM BAR of PF2 or PF3 to the Base Address Registers section. |
2019.09.20 | 19.1 | Updated the BAR Size in the Parameters chapter to show the correct supported range of 128 Bytes to 8 EBytes. |
2019.07.18 | 19.1 | Added the statement that refclk must be stable and free-running at device power-up for a successful configuration. |
2019.03.30 | 19.1 | Removed the BIOS Enumeration section from the Troubleshooting chapter. Removed the note stating that Root Port mode is not recommended. |
2019.03.12 | 18.1.1 | Changed the E-Tile PAM-4 frequency from 56G to 57.8G, and NRZ frequency from 30G to 28.9G. |
2018.12.27 | 18.1.1 | Added note stating that users need to implement completion timeout checking functionality in their application logic. |
2018.12.24 | 18.1.1 | Added the description for the Link Inspector Avalon® -MM Interface. |
2018.10.31 | 18.1 | Changed the infinite header credit net value (tx_cplh_cdts) for H-tile and infinite data credit net value (tx_cpld_cdts) for L-tile from 0 to 0xFF. |
2018.10.26 | 18.1 | Added the statements that the IP core does not support the L1/L2 low-power states, the in-band beacon and sideband WAKE# signal. |
2018.09.24 | 18.1 | Added the ltssm_file2console and ltssm_save_oldstates commands for the PCIe* Link Inspector. Updated the steps to run ModelSim simulations for a design example. Updated the steps to run a design example. Changed the flr_pf_active_o signal name back to flr_pf_active, and flr_pf_done_i back to flr_pf_done. |
2018.09.04 | 18.0 | Changed the flr_pf_active signal name to flr_pf_active_o, and flr_pf_done to flr_pf_done_i. |
2018.08.29 | 18.0 | Added the step to invoke vsim to the instructions for running a ModelSim simulation. |
Date | Version | Changes |
---|---|---|
May 2018 | 18.0 | Made the following changes to the user guide:
|
December 2017 | 17.1 | Made the following changes to the user guide:
|
November 2017 | 17.1 | Removed Enable RX-polarity inversion in soft logic parameter. This parameter is not required for Stratix® 10 devices. |
November 2017 | 17.1 | Added descriptions for the following new features of the Stratix® 10 Avalon® -ST and SR-IOV Interfaces for PCI Express* IP core :
Made the following changes to the user guide:
|
May 2017 | Quartus Prime Pro v17.1 Stratix 10 ES Editions Software | Made the following changes to the IP core:
Made the following changes to the user guide:
|
October 2016 | Quartus® Prime Pro – Stratix 10 Edition Beta | Initial release |