F-Tile Serial Lite IV Intel® FPGA IP User Guide

Download PDF
ID 683074
Date 10/08/2024
Public
Document Table of Contents
Document Table of Contents x
1. About the F-Tile Serial Lite IV Intel® FPGA IP User Guide 2. F-Tile Serial Lite IV Intel® FPGA IP Overview 3. Getting Started 4. Functional Description 5. Parameters 6. F-Tile Serial Lite IV Intel® FPGA IP Interface Signals 7. Control and Status Registers 8. Designing with F-Tile Serial Lite IV Intel® FPGA IP 9. F-Tile Serial Lite IV Intel® FPGA IP User Guide Archives 10. Document Revision History for the F-Tile Serial Lite IV Intel® FPGA IP User Guide
2. F-Tile Serial Lite IV Intel® FPGA IP Overview x
2.1. Release Information 2.2. Supported Features 2.3. IP Version Support Level 2.4. Device Speed Grade Support 2.5. Resource Utilization and Latency 2.6. Bandwidth Efficiency
3. Getting Started x
3.1. Installing and Licensing Intel® FPGA IP Cores 3.2. Specifying the IP Parameters and Options 3.3. Generated File Structure 3.4. Simulating Intel® FPGA IP Cores 3.5. Synthesizing IP Cores in Other EDA Tools 3.6. Compiling the Full Design
3.1. Installing and Licensing Intel® FPGA IP Cores x
3.1.1. Intel® FPGA IP Evaluation Mode
3.4. Simulating Intel® FPGA IP Cores x
3.4.1. Simulating and Verifying the Design
4. Functional Description x
4.1. TX Datapath 4.2. RX Datapath 4.3. F-Tile Serial Lite IV Intel® FPGA IP Clock Architecture 4.4. Reset and Link Initialization 4.5. Link Rate and Bandwidth Efficiency Calculation 4.6. 32-bit Soft CWBIN Counters 4.7. i_stats_snapshot Port 4.8. Deterministic Latency
4.1. TX Datapath x
4.1.1. TX MAC Adapter 4.1.2. Control Word (CW) Insertion 4.1.3. TX CRC 4.1.4. TX MII Encoder 4.1.5. TX PCS and PMA
4.1.2. Control Word (CW) Insertion x
4.1.2.1. Start-of-burst CW 4.1.2.2. End-of-burst CW 4.1.2.3. Alignment Paired CW 4.1.2.4. Empty-cycle CW 4.1.2.5. Idle CW 4.1.2.6. Data Word
4.2. RX Datapath x
4.2.1. RX PCS and PMA 4.2.2. RX MII Decoder 4.2.3. RX CRC 4.2.4. RX Deskew 4.2.5. RX CW Removal
4.4. Reset and Link Initialization x
4.4.1. TX Reset and Initialization Sequence 4.4.2. RX Reset and Initialization Sequence
6. F-Tile Serial Lite IV Intel® FPGA IP Interface Signals x
6.1. Clock Signals 6.2. Reset Signals 6.3. MAC Signals 6.4. Transceiver Reconfiguration Signals 6.5. PMA Signals
7. Control and Status Registers x
7.1. F-Tile Serial Lite IV Intel® FPGA IP Soft CSR
8. Designing with F-Tile Serial Lite IV Intel® FPGA IP x
8.1. Reset Guidelines 8.2. Error Handling Guidelines 8.3. Analog Parameter Settings
1. About the F-Tile Serial Lite IV Intel® FPGA IP User Guide
2. F-Tile Serial Lite IV Intel® FPGA IP Overview
3. Getting Started
4. Functional Description
5. Parameters
6. F-Tile Serial Lite IV Intel® FPGA IP Interface Signals
7. Control and Status Registers
8. Designing with F-Tile Serial Lite IV Intel® FPGA IP
9. F-Tile Serial Lite IV Intel® FPGA IP User Guide Archives
10. Document Revision History for the F-Tile Serial Lite IV Intel® FPGA IP User Guide

2.6. Bandwidth Efficiency

Table 6.  Bandwidth Efficiency
Variables Settings
Transceiver mode PAM4 NRZ
Streaming mode Full Basic Full Basic
RS-FEC Enabled Enabled Disabled Enabled Disabled Enabled
Serial interface bit rate in Gbps (RAW_RATE) 56.0 56.0 28.0 28.0 28.0 28.0
Burst size of a transfer in number of word (BURST_SIZE) 2 2,048 4,194,304 2,048 2,048 4,194,304 4,194,304
Alignment period in clock cycle (SRL4_ALIGN_PERIOD) 4,096 4,096 4,096 4,096 4,096 4,096
64/66b encode 0.96969697 0.96969697 0.96969697 0.96969697 0.96969697 0.96969697
Overhead of a burst size in number of word (BURST_SIZE_OVHD) 2 3 0 4 2 3 2 3 0 4 0 4
Alignment marker period in clock cycle (ALIGN_MARKER_PERIOD) 81,915 81,915 81,916 81,916 81,916 81,916
Alignment marker width in clock cycle (ALIGN_MARKER_WIDTH) 5 5 0 4 0 4
Bandwidth efficiency 5 0.96821788 0.96916433 0.96827698 0.96822967 0.96922348 0.96917616
Effective rate (Gbps) 6 54.2202012 54.27320236 27.11175544 27.11043076 27.13825744 27.13693248
Maximum user clock frequency (MHz) 7 423.59532225 424.00939437 423.62117875 423.6004806 424.0352725 424.01457
Related Information
2 The BURST_SIZE for Basic mode approaches infinity, hence a large number is used.
3 In Full mode, the BURST_SIZE_OVHD size is inclusive of the START/END paired Control Words in a data stream.
4 For Basic mode, BURST_SIZE_OVHD is 0 because there is no START/END during streaming.
5 Refer to Link Rate and Bandwidth Efficiency Calculation for bandwidth efficiency calculation.
6 Refer to Link Rate and Bandwidth Efficiency Calculation for effective rate calculation.
7 Refer to Link Rate and Bandwidth Efficiency Calculation for maximum user clock frequency calculation.
Level Two Title