F-Tile Serial Lite IV Intel® FPGA IP User Guide

Download PDF
ID 683074
Date 10/08/2024
Public
Document Table of Contents
Document Table of Contents x
1. About the F-Tile Serial Lite IV Intel® FPGA IP User Guide 2. F-Tile Serial Lite IV Intel® FPGA IP Overview 3. Getting Started 4. Functional Description 5. Parameters 6. F-Tile Serial Lite IV Intel® FPGA IP Interface Signals 7. Control and Status Registers 8. Designing with F-Tile Serial Lite IV Intel® FPGA IP 9. F-Tile Serial Lite IV Intel® FPGA IP User Guide Archives 10. Document Revision History for the F-Tile Serial Lite IV Intel® FPGA IP User Guide
2. F-Tile Serial Lite IV Intel® FPGA IP Overview x
2.1. Release Information 2.2. Supported Features 2.3. IP Version Support Level 2.4. Device Speed Grade Support 2.5. Resource Utilization and Latency 2.6. Bandwidth Efficiency
3. Getting Started x
3.1. Installing and Licensing Intel® FPGA IP Cores 3.2. Specifying the IP Parameters and Options 3.3. Generated File Structure 3.4. Simulating Intel® FPGA IP Cores 3.5. Synthesizing IP Cores in Other EDA Tools 3.6. Compiling the Full Design
3.1. Installing and Licensing Intel® FPGA IP Cores x
3.1.1. Intel® FPGA IP Evaluation Mode
3.4. Simulating Intel® FPGA IP Cores x
3.4.1. Simulating and Verifying the Design
4. Functional Description x
4.1. TX Datapath 4.2. RX Datapath 4.3. F-Tile Serial Lite IV Intel® FPGA IP Clock Architecture 4.4. Reset and Link Initialization 4.5. Link Rate and Bandwidth Efficiency Calculation 4.6. 32-bit Soft CWBIN Counters 4.7. i_stats_snapshot Port 4.8. Deterministic Latency
4.1. TX Datapath x
4.1.1. TX MAC Adapter 4.1.2. Control Word (CW) Insertion 4.1.3. TX CRC 4.1.4. TX MII Encoder 4.1.5. TX PCS and PMA
4.1.2. Control Word (CW) Insertion x
4.1.2.1. Start-of-burst CW 4.1.2.2. End-of-burst CW 4.1.2.3. Alignment Paired CW 4.1.2.4. Empty-cycle CW 4.1.2.5. Idle CW 4.1.2.6. Data Word
4.2. RX Datapath x
4.2.1. RX PCS and PMA 4.2.2. RX MII Decoder 4.2.3. RX CRC 4.2.4. RX Deskew 4.2.5. RX CW Removal
4.4. Reset and Link Initialization x
4.4.1. TX Reset and Initialization Sequence 4.4.2. RX Reset and Initialization Sequence
6. F-Tile Serial Lite IV Intel® FPGA IP Interface Signals x
6.1. Clock Signals 6.2. Reset Signals 6.3. MAC Signals 6.4. Transceiver Reconfiguration Signals 6.5. PMA Signals
7. Control and Status Registers x
7.1. F-Tile Serial Lite IV Intel® FPGA IP Soft CSR
8. Designing with F-Tile Serial Lite IV Intel® FPGA IP x
8.1. Reset Guidelines 8.2. Error Handling Guidelines 8.3. Analog Parameter Settings
1. About the F-Tile Serial Lite IV Intel® FPGA IP User Guide
2. F-Tile Serial Lite IV Intel® FPGA IP Overview
3. Getting Started
4. Functional Description
5. Parameters
6. F-Tile Serial Lite IV Intel® FPGA IP Interface Signals
7. Control and Status Registers
8. Designing with F-Tile Serial Lite IV Intel® FPGA IP
9. F-Tile Serial Lite IV Intel® FPGA IP User Guide Archives
10. Document Revision History for the F-Tile Serial Lite IV Intel® FPGA IP User Guide

10. Document Revision History for the F-Tile Serial Lite IV Intel® FPGA IP User Guide

Document Version Quartus® Prime Version IP Version Changes
2024.10.08 24.1 9.3.0 Updated bandwidth efficiency equation in Link Rate and Bandwidth Efficiency Calculation.
2024.04.01 24.1 9.3.0
  • Added Agilex™ 9 support.
  • Added section: Deterministic Latency.
  • Updated Table: F-Tile Serial Lite IV Intel® FPGA IP Release Information.
  • Updated Table: IP Version and Support Level.
  • Updated Table: F-Tile Serial Lite IV Intel® FPGA IP Parameter Description.
  • Updated Table: Clock Signals and TX MAC Signals.
2023.10.02 23.3 9.1.0
  • Updated Table: F-Tile Serial Lite IV Intel® FPGA IP Release Information.
  • Updated Table: IP Version and Support Level.
  • Added information in Device Speed Grade Support.
  • Added Riviera-PRO* simulator in Table: Intel FPGA IP Core Simulation Scripts.
  • Updated Figure: F-Tile Serial Lite IV Intel® FPGA IP Clock Architecture.
  • Updated section: F-Tile Serial Lite IV Intel® FPGA IP Clock Architecture.
  • Updated TX Reset and Initialization Sequence and RX Reset and Initialization Sequence sections.
  • Updated Figure: TX Reset and Initialization Timing Diagram.
  • Updated the description for tx_core_clkout, rx_core_clkout, reconfig_clk, and reconfig_sl_clk signals in Table: Clock Signals.
  • Added section: Analog Parameter Settings.
2023.04.11 23.1 8.1.0
  • Added section: 32-bit Soft CWBIN Counters.
  • Added section: i_stats_snapshot Port.
  • Added section: F-Tile Serial Lite IV Intel® FPGA IP Soft CSR.
  • Updated Table: F-Tile Serial Lite IV Intel® FPGA IP Parameter Description.
    • Added Enable 32-bit soft CWBIN counters.
  • Updated Table: PCS Reconfiguration Signals.
    • Added i_stats_snapshot.
    • Updated Clock Domain for reconfig_sl_byteenable.
  • Removed Table: Related Documents.
  • Updated the product family name to "Intel Agilex 7".
2022.09.26 22.3 7.0.0
  • Updated F-Tile Serial Lite IV Intel FPGA IP Overview.
  • Updated Table: F-Tile Serial Lite IV Intel FPGA IP Release Information.
  • Updated Table: F-Tile Serial Lite IV Intel FPGA IP Features.
    • Updated description for Data Transfer.
  • Updated Table: IP Version and Support Level.
  • Updated Table: Intel Agilex F-Tile Serial Lite IV Intel FPGA IP Resource Utilization.
  • Updated Table: F-Tile Serial Lite IV Intel FPGA IP Parameter Description.
    • Updated values for PMA data rate.
2022.06.21 22.2 6.0.0
  • Updated Table: Intel Agilex F-Tile Serial Lite IV Intel FPGA IP Resource Utilization
  • Updated Table: F-Tile Serial Lite IV Intel FPGA IP Features
    • Updated description for Data Transfer.
  • Updated Table: F-Tile Serial Lite IV Intel FPGA IP Parameter Description
    • Updated values for PMA data rate.
    • Renamed PLL reference clock frequency to PMA reference clock frequency.
    • Added Custom System PLL frequency.
  • Added IP-XACT file generation information to section: Specifying the IP Parameters and Options.
2022.04.28 22.1 5.0.0
  • Updated Table: F-Tile Serial Lite IV Intel FPGA IP Features
    • Updated Data Transfer description with additional FHT transceiver rate support: 58G NRZ, 58G PAM4, and 116G PAM4
  • Updated Table: F-Tile Serial Lite IV Intel FPGA IP Parameter Description
    • Added new parameter
      • System PLL reference clock frequency
      • Enable debug endpoint
    • Updated the Values for PMA data rate
    • Updated parameter naming to match GUI
2021.11.16 21.3 3.0.0
  • Updated the description for data transfer in Table: F-Tile Serial Lite IV Intel® FPGA IP Features.
  • Renamed table name IP to F-Tile Serial Lite IV Intel® FPGA IP Parameter Description in the Parameters section for clarity.
2021.10.22 21.3 3.0.0
  • Updated Table: IP parameters:
    • Added a new parameter—RSFEC enabled on the other Serial Lite IV Simplex IP placed at the same FGT channel(s).
    • Updated the default values for Transceiver reference clock frequency.
2021.08.18 21.2 2.0.0 Initial release.
Level Two Title