Visible to Intel only — GUID: mwh1410383655282
Ixiasoft
2.3.1. Recommended Initial SDC Constraints
2.3.2. SDC File Precedence
2.3.3. Iterative Constraint Modification
2.3.4. Creating Clocks and Clock Constraints
2.3.5. Creating I/O Constraints
2.3.6. Creating Delay and Skew Constraints
2.3.7. Creating Timing Exceptions
2.3.8. Example Circuit and SDC File
2.3.7.5.1. Default Multicycle Analysis
2.3.7.5.2. End Multicycle Setup = 2 and End Multicycle Hold = 0
2.3.7.5.3. End Multicycle Setup = 2 and End Multicycle Hold = 1
2.3.7.5.4. Same Frequency Clocks with Destination Clock Offset
2.3.7.5.5. Destination Clock Frequency is a Multiple of the Source Clock Frequency
2.3.7.5.6. Destination Clock Frequency is a Multiple of the Source Clock Frequency with an Offset
2.3.7.5.7. Source Clock Frequency is a Multiple of the Destination Clock Frequency
2.3.7.5.8. Source Clock Frequency is a Multiple of the Destination Clock Frequency with an Offset
Visible to Intel only — GUID: mwh1410383655282
Ixiasoft
2.2.4. Step 4: Run Timing Analysis
After specifying initial timing constraints, you can run the Fitter or full compilation to generate the timing netlist and run the Timing Analyzer. During compilation, the Fitter attempts to place logic of your design to comply with the timing constraints that you specify. The Timing Analyzer reports the margin (slack) by which your design meets or fails each constraint.
- To generate the timing netlist, perform either of the following:
- To run full compilation that includes timing analysis, click Processing > Start Compilation. The Timing Analyzer automatically performs multi-corner signoff timing analysis after the Fitter completes.
Or
- To run the Fitter, click Processing > Start > Start Fitter.
- To run full compilation that includes timing analysis, click Processing > Start Compilation. The Timing Analyzer automatically performs multi-corner signoff timing analysis after the Fitter completes.
- To launch the Timing Analyzer, click Tools > Timing Analyzer.
- In the Tasks pane, double-click Update Timing Netlist. The Timing Analyzer loads the timing netlist, reads all of the project's .sdc files, and generates a default set of timing reports, including the Timing Analyzer Summary and Advanced I/O Timing reports.
Figure 36. Timing Analyzer Tasks
- In the In the Tasks pane, under Reports, double-click any individual task to generate the report and analyze the results, as Step 5: Analyze Timing Analysis Results describes.