Visible to Intel only — GUID: mwh1410383648967
Ixiasoft
Visible to Intel only — GUID: mwh1410383648967
Ixiasoft
2.2. Basic Timing Analysis Flow
The Intel® Quartus® Prime Timing Analyzer performs constraint validation and reports timing performance as part of the full compilation flow. After creating your design and setting up a project, you define the required timing parameters (that is, constraints) for your design in a Synopsys* Design Constraints (.sdc) file. The Fitter attempts to place logic to meet or exceed the constraints you specify. The Timing Analyzer reports conditions that do not meet your constraints, allowing you to locate and correct critical timing issues. The following steps describe the basic timing analysis flow in the Intel® Quartus® Prime software.