Ethernet Design Example Components User Guide

Download PDF
ID 683044
Date 3/28/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Document Table of Contents x
1. Time-of-day Clock 2. Time-of-day Synchronizer 3. Packet Classifier 4. Ethernet Design Example Components User Guide Archives 5. Document Revision History for the Ethernet Design Example Components User Guide
1. Time-of-day Clock x
1.1. Release Information 1.2. Resource Utilization 1.3. Configuring the TOD Clock 1.4. Using the TOD Clock 1.5. Interface Signals 1.6. Configuration Registers
1.1. Release Information x
1.1.1. Pulse Per Second Device Speed Grade Support
1.4. Using the TOD Clock x
1.4.1. Adjusting TOD Drift 1.4.2. Adjusting Offset, Jitter, and Wander 1.4.3. Correcting TOD Offset 1.4.4. IOPLL and TOD Setup for Pulse Per Second (Advanced Accuracy Mode)
1.4.4. IOPLL and TOD Setup for Pulse Per Second (Advanced Accuracy Mode) x
1.4.4.1. IOPLL and TOD Setup using Dynamic Phase Shift Interface 1.4.4.2. IOPLL and TOD Setup using IOPLL Reconfig IP
1.5. Interface Signals x
1.5.1. Avalon Memory-Mapped Signals 1.5.2. Time-of-day Signals 1.5.3. Pulse-Per-Second Signals 1.5.4. Clocking Requirements
2. Time-of-day Synchronizer x
2.1. Release Information 2.2. Resource Utilization 2.3. Configuring the TOD Synchronizer 2.4. Using the TOD Synchronizer 2.5. Interface Signals
2.4. Using the TOD Synchronizer x
2.4.1. Sampling Clock Frequency
3. Packet Classifier x
3.1. Release Information 3.2. Resource Utilization 3.3. Configuring the Packet Classifier 3.4. Interface Signals
3.4. Interface Signals x
3.4.1. Clock and Reset Signals 3.4.2. Avalon® Streaming Interface Signals 3.4.3. Control Signals
1. Time-of-day Clock
2. Time-of-day Synchronizer
3. Packet Classifier
4. Ethernet Design Example Components User Guide Archives
5. Document Revision History for the Ethernet Design Example Components User Guide

1.4. Using the TOD Clock

Follow these guidelines when using the TOD clock:

  • 96-bit timestamp format—load the time-of-day using the time_of_day_96b_load_data[] bus or the SecondsH, SecondsL, and NanoSec registers. The bus value always takes precedence over the register values. When loading the time-of-day through the time_of_day_96b_load_data[] bus, the output is available in the time_of_day_96[] bus after one clock cycle. Hence, Intel® recommends that you add one clock cycle to the value of the time_of_day_96b_load_data[] bus to accommodate the latency.
  • 64-bit timestamp format—load the time-of-day using the time_of_day_64b_load_data[] bus. The output is available in the time_of_day_64[] bus after one clock cycle. Hence, Intel® recommends that you add one clock cycle to the value of the incoming time-of-day to accommodate the latency.
  • The TOD clock does not synchronize the 96-bit and 64-bit timestamp format.
  • The drift, jitter, and wander timers restart each time a new time-of-day is loaded, either through the signal or configuration registers.

Section Content
Adjusting TOD Drift
Adjusting Offset, Jitter, and Wander
Correcting TOD Offset
IOPLL and TOD Setup for Pulse Per Second (Advanced Accuracy Mode)

Level Two Title