Visible to Intel only — GUID: bhb1614662506126
Ixiasoft
1. Overview
2. Getting Started
3. F-Tile Ethernet Intel® FPGA Hard IP Parameters
4. Functional Description
5. Clocks
6. Resets
7. Interface Overview
8. Configuration Registers
9. Supported Modules and IPs
10. Supported Tools
11. F-Tile Ethernet Intel® FPGA Hard IP User Guide Archives
12. Document Revision History for the F-Tile Ethernet Intel® FPGA Hard IP User Guide
4.4.1. Features
4.4.2. PTP Timestamp Accuracy
4.4.3. PTP Client Flow
4.4.4. RX Virtual Lane Offset Calculation for No FEC Variants
4.4.5. Virtual Lane Order and Offset Values
4.4.6. UI Adjustment
4.4.7. Reference Time Interval
4.4.8. Minimum and Maximum Reference Time (TAM) Interval for UI Measurement (Hardware)
4.4.9. UI Value and PMA Delay
4.4.10. Routing Delay Adjustment for Advanced Timestamp Accuracy Mode
4.4.11. Routing Delay Adjustment for Basic Timestamp Accuracy Mode
5.1. Clock Connections in Single Instance Operation
5.2. Clock Connections in Multiple Instance Operation
5.3. Clock Connections in MAC Asynchronous FIFO Operation
5.4. Clock Connections in PTP-Based Synchronous and Asynchronous Operation
5.5. Clock Connections in Synchronous Ethernet Operation
5.6. Custom Cadence
7.1. Status Interface
7.2. TX MAC Avalon ST Client Interface
7.3. RX MAC Avalon ST Aligned Client Interface
7.4. TX MAC Segmented Client Interface
7.5. RX MAC Segmented Client Interface
7.6. MAC Flow Control Interface
7.7. PCS Mode TX Interface
7.8. PCS Mode RX Interface
7.9. FlexE and OTN Mode TX Interface
7.10. FlexE and OTN Mode RX Interface
7.11. Custom Rate Interface
7.12. 32-bit Soft CWBIN Counters
7.13. Reconfiguration Interfaces
7.14. Precision Time Protocol Interface
7.2.1. TX MAC Avalon ST Client Interface with Disabled Preamble Passthrough
7.2.2. TX MAC Avalon ST Client Interface with Enabled Preamble Passthrough
7.2.3. Using MAC Avalon ST skip_crc Signal to Control Source Address, PAD, and CRC Insertion
7.2.4. Using MAC Avalon ST i_tx_error Signal to Mark Packets Invalid
7.4.1. TX MAC Segmented Client Interface with Disabled Preamble Passthrough
7.4.2. TX MAC Segmented Client Interface with Enabled Preamble Passthrough
7.4.3. Using MAC Segmented skip_crc Signal to Control Source Address, PAD, and CRC Insertion
7.4.4. Using MAC Segmented i_tx_mac_error to Mark Packets Invalid
Visible to Intel only — GUID: bhb1614662506126
Ixiasoft
4.4.9. UI Value and PMA Delay
PMA Rate (Gbps) | Ethernet Mode | FEC Type | UI Value | Simulation PMA Delay (UI) | Hardware PMA Delay 16 (UI) | |||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|
ps | {4-bit ns, 28-bit fractional ns} | FGT | FHT | FGT | FHT | |||||||
TX | RX | TX | RX | TX | RX | TX | RX | |||||
10.3125 | 10GE-1 | No FEC | 96.9697 | 32’h018D3019 | 80/33 17 | 88/9617 | 276 | 295 | 79 | 88 | 320 | 282 |
25.78125 | 25GE-1 | No FEC CL74 CL91 |
38.7878 | 32'h009EE00A | ||||||||
25.78125 | 50GE-2 100GE-4 |
No FEC CL91 |
||||||||||
26.5625 | 50GE-2 100GE-4 200GE-8 |
CL134 |
37.6471 | 32'h009A33CD | ||||||||
53.125 | 50GE-1 100GE-2 200GE-4 400GE-8 |
CL134 ETC |
18.8235 | 32'h004D19EC | 158/6317 | 176/19317 | 552 | 589 | 158 | 175 | 640 | 584 |
106.25 | 100GE-1 200GE-2 400GE-4 |
CL134 |
9.4118 | 32'h00268CF3 | N/A | N/A | 1,094 | 1,037 | N/A | N/A | 1,186 | 1,124 |
Note: The FGT Fast Sim Model with PTP enabled can support up to 10,000 μs simulation time. If you run the simulation beyond this point, the simulation behaves unpredictably.
Ethernet Speed | Number of Virtual Lanes (VL) |
---|---|
10GE | 1 |
25GE | 1 |
50GE | 4 |
100GE | 20 |
200GE | 8 |
400GE | 16 |
16 The hardware PMA delay values are preliminary and subject to change.
17 This is the PMA delay UI value for the Fast Sim Model.