Developer Reference

Migrating OpenCL™ FPGA Designs to SYCL*

Download PDF
ID 767849
Date 5/08/2024
Public
Document Table of Contents
Document Table of Contents x
Migrating OpenCL™ FPGA Designs to SYCL* FPGA Design Flow Modify Your Design Flags, Attributes, Directives, and Extensions Histogram Design Example Walkthrough Additional Information Document Revision History for Migrating OpenCL FPGA Designs to SYCL*
Migrating OpenCL™ FPGA Designs to SYCL* x
Overview Prerequisites
Modify Your Design x
Basic Modifications Advanced Modifications
Basic Modifications x
Host Code Modification Device Code Modification
Advanced Modifications x
Host Code Modification Device Code Modification
Device Code Modification x
C++ Features in Device Code
Flags, Attributes, Directives, and Extensions x
General Information Flags FPGA Board-Specific Flags Compiler Flags Optimization Flags Memory Attributes Loop Directives Floating Point Optimizations Kernel Attributes Intra-kernel Registered Assignment Function Channels/Pipes APIs LSU Attributes
Histogram Design Example Walkthrough x
OpenCL Sample Code SYCL Sample Code SYCL Sample Code With Explicit Data Movement
Document Revision History for Migrating OpenCL FPGA Designs to SYCL* x
Notices and Disclaimers
Migrating OpenCL™ FPGA Designs to SYCL*
FPGA Design Flow
Modify Your Design
Flags, Attributes, Directives, and Extensions
Histogram Design Example Walkthrough
Additional Information
Document Revision History for Migrating OpenCL FPGA Designs to SYCL*

LSU Attributes

The following table lists LSU attributes supported in OpenCL and SYCL*:

OpenCL SYCL Description

__burst_coalesced()

__prefetching()

__local_pipelined()

__constant_pipelined()

__atomic_pipelined()

__cached()

__write_ack()

__non_aligned()

__never_stall()

intel::lsu<lsu_controls>

Refer to the Load-Store Units topic in the Intel oneAPI DPC++/C++ Compiler Handbook for Intel FPGAs for detailed information.

Allows you to specify LSU attributes to control the LSU inferred by the compiler. In SYCL, no attributes attempt to infer a pipelined LSU.

NOTE:

Pipelined is the default, that is, lsu<> attribute without any options specified is a pipelined LSU.

Parent topic: Flags, Attributes, Directives, and Extensions
Level Two Title