Intel® Stratix® 10 FPGA and SoC FPGA

Intel® Stratix® 10 FPGA and SoC FPGA deliver innovative advantages in performance, power efficiency, density, and system integration. Featuring the revolutionary Intel® Hyperflex™ FPGA Architecture and built combining Intel's patented Embedded Multi-Die Interconnect Bridge (EMIB) technology, the Advanced Interface Bus (AIB), and a growing portfolio of chiplets, Intel® Stratix® 10 devices deliver up to 2X performance gains over previous-generation, high-performance FPGA.1

See also: FPGA Design Software, Design Store, Downloads, Community, and Support

Intel® Stratix® 10 FPGA and SoC FPGA

{"limitDisplayedContent":"showAll","collectionRelationTags":{"relations":{"EXCLUDE":["etm-f6e0d09943a943d383e81b5f64a3956c","etm-3bb2fede81914ffabfb7e39c78121719","etm-98109f19d4f24b6dad7442422a995aee","etm-f98414c18285485aa46a8e4c3802bc70","etm-ececc448f2f54f0e87cdf5558856b275"],"AND":["etm-5C120B88-4A8F-4718-9940-5C5A907FC5BA"],"Child":["732125"]},"featuredIds":[]},"collectionId":"653189","resultPerPage":25.0,"filters":[{"facetId":"ContentType","type":"ContentType","deprecated":true,"name":"ContentType","position":0},{"facetId":"guidetm5C120B884A8F471899405C5A907FC5BA","field":"stm_10385_en","type":"hierarchical","basePath":"Primary Content Tagging","displayName":"Intel® Stratix® 10 FPGAs and SoC FPGAs","deprecated":false,"rootFilter":"guidetm5C120B884A8F471899405C5A907FC5BA","rootPath":["Primary Content Tagging","Intel® FPGAs","Intel® Programmable Devices","Intel® Stratix®","Intel® Stratix® 10 FPGAs and SoC FPGAs"],"position":1},{"facetId":"guidetm47a4363bc8dc4c3c83fe905c3b09362a","field":"stm_10309_en","type":"hierarchical","basePath":"Technology","displayName":"FPGA Tile","deprecated":false,"rootFilter":"guidetm47a4363bc8dc4c3c83fe905c3b09362a","rootPath":["Technology","Intel® Technologies","Intel® FPGA Technologies","FPGA Tiles"],"position":2},{"facetId":"lastupdated","type":"lastupdated","deprecated":true,"name":"lastupdated","position":3}],"coveoRequestHardLimit":"1000","accessDetailsPagePath":"/content/www/us/en/secure/design/internal/access-details.html","collectionGuids":["etm-5C120B88-4A8F-4718-9940-5C5A907FC5BA"],"cardView":false,"ignoreSoftware":true,"sorting":"Newest","defaultImagesPath":"/content/dam/www/public/us/en/images/uatable/default-icons","coveoMaxResults":5000,"coveoSplitSize":500,"fpgaFacetRootPaths":"{\"fpgadevicefamily\":[\"Primary Content Tagging\",\"Intel® FPGAs\",\"Intel® Programmable Devices\"],\"quartusedition\":[\"Primary Content Tagging\",\"Intel® FPGAs\",\"Intel® Quartus Software\"],\"quartusaddon\":[\"Primary Content Tagging\",\"Intel® FPGAs\",\"Intel® Quartus Software - Add-ons\"],\"fpgaplatform\":[\"Primary Content Tagging\",\"Intel® FPGAs\",\"Intel® FPGA Platforms\"]}","newWrapperPageEnabled":true,"descendingSortingForNumericalFacetsName":"[\"Intel® Quartus® Prime Pro Edition\",\"Intel® Quartus® Prime Lite Edition\",\"Intel® Quartus® Prime Standard Edition\",\"Quartus® II Subscription Edition\",\"Quartus® II Web Edition\"]","columnsConfiguration":{"idColumn":false,"dateColumn":false,"versionColumn":false,"contentTypeColumn":false,"columnsMaxSize":0},"dynamicColumnsConfiguration":[{"name":"DynamicColumn_id","type":"id","gtv":"ID","width":60,"selected":true},{"name":"DynamicColumn_date","type":"date","gtv":"Date","width":60,"selected":true},{"name":"DynamicColumn_version","type":"version","gtv":"Version","width":135,"selected":true}],"curatedFilter":[{"title":"Recommended Documents","tags":[{"relationship":"AND","value":"Recommended","id":"etm-a065764d12404422a4010b8396828f63"}]},{"title":"Development Software","tags":[{"relationship":"AND","value":"Development Software","id":"etm-ebfe0f9272ba4af9989d1a08f7494bf0"}]},{"title":"Intellectual Property","tags":[{"relationship":"AND","value":"Intellectual Property","id":"etm-0b7580c08e2b4e9eacf848bf52b528e6"}]},{"title":"Datasheet Group","tags":[{"relationship":"OR","value":"Device Overviews","id":"etm-20ef38132a9243a0826bd1e320b198f9"},{"relationship":"OR","value":"Datasheets","id":"etm-d3b801521ba841da80fdd1a3aae06299"},{"relationship":"OR","value":"Errata","id":"etm-73cf3cc1679b467c94e69dbcdde7fc7f"},{"relationship":"AND","value":"Intel® FPGAs PPCH_L1_98836","id":"etm-DA5A91DF-5E20-493F-9B3E-14E037831DF1"}]}],"updateCollateralMetadataEnabled":true,"relatedAssetsEnable":true,"disableExpandCollapseAll":false,"enableRelatedAssetsOnExpandAll":false,"disableBlueBanner":false,"isICS":false}

Additional Resources

Explore more content related to Altera® FPGA devices such as development boards, intellectual property, support and more.

Support resources icon

Support Resources

Resource center for training, documentation, downloads, tools and support options.

Development boards

Development Boards

Get started with our FPGA and accelerate your time-to-market with Altera-validated hardware and designs.

Intellectual property

Intellectual Property

Shorten your design cycle with a broad portfolio of Altera-validated IP cores and reference designs.

Design tools

FPGA Design Software

Explore Quartus Prime Software and our suite of productivity-enhancing tools to help you rapidly complete your hardware and software designs.

Contact sales

Contact Sales

Get in touch with sales for your Altera® FPGA product design and acceleration needs.

Where to buy

Where to Buy

Contact an Altera® Authorized Distributor today.

Compare Products

Product and Performance Information

1

Comparison based on Stratix® V vs. Intel® Stratix® 10 using Intel® Quartus® Prime Pro 16.1 Early Beta. Stratix® V Designs were optimized using 3 step optimization process of Hyper-Retiming, Hyper-Pipelining, and Hyper-Optimization in order to utilize Intel® Stratix® 10 architecture enhancements of distributed registers in core fabric. Designs were analyzed using Intel® Quartus® Prime Pro Fast Forward Compile performance exploration tool. For more details, refer to Intel® Hyperflex™ FPGA Architecture Overview White Paper: https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/wp/wp-01220-hyperflex-architecture-fpga-socs.pdf. Actual performance users will achieve varies based on level of design optimization applied. Tests measure performance of components on a particular test, in specific systems. Differences in hardware, software, or configuration will affect actual performance. Consult other sources of information to evaluate performance as you consider your purchase. For more complete information about performance and benchmark results, visit www.intel.com/benchmarks.