Scalable Switch Intel® FPGA IP for PCI Express
The Scalable Switch Intel® FPGA IP for PCI Express is a fully configurable switch that implements one fully configurable upstream port and connectivity for up to 64 downstream ports.
Read the Scalable Switch Intel® FPGA IP for PCI Express user guide ›
Scalable Switch Intel® FPGA IP for PCI Express
Features
- Configurations
- 3.0 x4/x8/x16
- 4.0 x4/x8/x16
- Single physical function (PF)
Switch Logic
- Supports up to 64 downstream ports
Switch Downstream Port
- Single PF per downstream port
- Static device number allocation
- Supports Alternative Routing ID (ARI) forwarding for Discrete Ports
- Message Signaled Interrupts (MSI)
- Access Control Service (ACS) capability
- Capability only (no control functionality)
- Hot Plug support
Embedded Endpoint
- Up to 64 embedded endpoint devices (one embedded endpoint behind each switch downstream port)
- MSI/MSI-X interrupts
- Elastic PF configuration, which is the capability to update the configuration space at any time
- ACS capability
- Capability only (no control functionality)
- Up to 8 PFs per embedded endpoint
- Maximum 64 PFs across all embedded endpoints
- Function Level Reset (FLR)
IP
- Support for Agilex™ 7 FPGAs and SoCs and P-Tile based devices: Stratix® 10 DX FPGAs and SoCs
- Optimized gate count
- User packet interface with separate header, data and prefix
- User packet interface provides one TLP in any given cycle for all configurations
- Up to 512 outstanding Non-Posted requests (x16 core only)
- Up to 256 outstanding Non-Posted requests (x8 and x4 cores)
- Device-dependent PLD clock (coreclkout_hip) frequency
- 500 MHz for Agilex™ 7 devices, 400 MHz for Stratix® 10 DX devices
Related Links
Device and Hardware Development Kit Support
Additional Resources
Find IP
Find the right Altera® FPGA Intellectual Property core for your needs.
Technical Support
For technical support on this IP core, please visit Support Resources or Intel® Premier Support. You may also search for related topics on this function in the Knowledge Center and Communities.
IP Evaluation and Purchase
Evaluation mode and purchasing information for Altera® FPGA Intellectual Property cores.
IP Base Suite
Free Altera® FPGA IP Core licenses with an active license for Quartus® Prime Standard or Pro Edition Software.
Design Examples
Download design examples and reference designs for Altera® FPGA devices.
Contact Sales
Get in touch with sales for your Altera® FPGA product design and acceleration needs.