GTS Ethernet Intel® FPGA Hard IP User Guide: Agilex™ 5 FPGAs and SoCs

ID 817676
Date 4/07/2025
Public

Visible to Intel only — GUID: zet1710127638318

Ixiasoft

Document Table of Contents

12.2.5. Debug the RX Reset Exit Sequence

The following flow chart shows the exit reset sequence of RX reset:

Figure 95. RX Reset Exit Sequence