1G/2.5G/5G/10G Multirate Ethernet PHY Intel® FPGA IP User Guide: Agilex™ 5 FPGAs and SoCs

Download PDF
ID 813667
Date 4/01/2024
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Document Table of Contents x
1. About the 1G/2.5G/5G/10G Multirate Ethernet PHY Intel® FPGA IP for Agilex™ 5 Devices 2. Getting Started 3. Functional Description 4. 1G/2.5G/5G/10G Multirate Ethernet PHY Intel® FPGA IP Parameters 5. Interface Signals 6. Configuration Registers 7. Document Revision History for the 1G/2.5G/5G/10G Multirate Ethernet PHY Intel® FPGA IP User Guide: Agilex™ 5 FPGAs and SoCs
1. About the 1G/2.5G/5G/10G Multirate Ethernet PHY Intel® FPGA IP for Agilex™ 5 Devices x
1.1. Release Information 1.2. Features 1.3. Device Family Support 1.4. Device Speed Grade Support 1.5. Resource Utilization
2. Getting Started x
2.1. Introduction to Intel® FPGA IP 2.2. Installing and Licensing Intel® FPGA IPs 2.3. Specifying the IP Core Parameters and Options 2.4. Generated File Structure 2.5. Simulating Intel® FPGA IPs 2.6. Integrating Your IP Core in Your Design
2.2. Installing and Licensing Intel® FPGA IPs x
2.2.1. Intel® FPGA IP Evaluation Mode
2.6. Integrating Your IP Core in Your Design x
2.6.1. Adding the Agilex™ 5 Reference and System PLL IP
3. Functional Description x
3.1. Clocking and Reset Sequence 3.2. Timing Constraints 3.3. Operation Speed Switching 3.4. USXGMII 3.5. Fmax Requirement
3.1. Clocking and Reset Sequence x
3.1.1. Clocking 3.1.2. Reset Sequence
5. Interface Signals x
5.1. Clock Signals 5.2. Reset Signals 5.3. Serial Interface Signals 5.4. Avalon Memory-Mapped Interface Signals 5.5. XGMII Signals 5.6. GMII Signals 5.7. PHY Status Signals 5.8. Transceiver Mode and Operating Speed Signals 5.9. Transceiver Status and Reconfiguration Signals 5.10. GTS Reset Sequencer Signals 5.11. Dynamic Reconfiguration SRC Signals
6. Configuration Registers x
6.1. Register Map 6.2. PHY Registers
1. About the 1G/2.5G/5G/10G Multirate Ethernet PHY Intel® FPGA IP for Agilex™ 5 Devices
2. Getting Started
3. Functional Description
4. 1G/2.5G/5G/10G Multirate Ethernet PHY Intel® FPGA IP Parameters
5. Interface Signals
6. Configuration Registers
7. Document Revision History for the 1G/2.5G/5G/10G Multirate Ethernet PHY Intel® FPGA IP User Guide: Agilex™ 5 FPGAs and SoCs

1.2. Features

Table 2.   1G/2.5G/5G/10G Multirate Ethernet PHY Intel® FPGA IP Core Features
Feature Description
Operating speeds 10M, 100M, 1G, 2.5G, 5G, and 10G.
MAC-side interface 8-bit GMII for 10M/100M/1G/2.5G (MGBASE-T).
16-bit GMII for 10M/100M/1G/2.5G (MGBASE-T).
32-bit XGMII for 10M/100M/1G/2.5G/5G/10G (USXGMII/NBASE-T).
Network-side interface 1.25 Gbps for 1G (MGBASE-T) and 10M/100M/1G (SGMII).
3.125 Gbps for 2.5G (MGBASE-T).
10.3125 Gbps for 10M/100M/1G/2.5G/5G/10G (USXGMII/NBASE-T).
Avalon® memory-mapped interface Provides access to the configuration registers of the PHY.
PCS function 1000BASE-X for 1GbE.
SGMII (10M/100M/1G) for 1GbE and 2.5GbE.
USXGMII PCS for 10M/100M/1G/2.5G/5G/10G (USXGMII).
Auto-negotiation

Not supported.
IEEE 1588v2
  • Supported in 1G and 1G/2.5G (MGBASE-T) configuration.
  • Not supported in NBASE-T configuration.
Sync-E

Not supported.
Table 3.  Supported Line-side Modes for 1G/2.5G/5G/10G Multirate Ethernet PHY Intel® FPGA IP for Agilex™ 5 Devices
Line-side Protocol Low Latency Ethernet 10G MAC Configurations 1G/2.5G/5G/10G Multirate Ethernet PHY Configurations
NBASE-T (via USXGMII) 10M/100M/1G/2.5G/5G/10G (USXGMII) without IEEE1588 10M/100M/1G/2.5G/5G/10G (NBASE-T)
MGBASE-T (via SGMII/SGMII+) 10M/100M/1G/2.5G (MGBASE-T) without IEEE1588 10M/100M/1G/2.5G (MGBASE-T)
1G/2.5G (MGBASE-T) with IEEE1588 1G/2.5G (MGBASE-T)
Level Two Title