Visible to Intel only — GUID: deh1704273237343
Ixiasoft
1. Quick Start Guide
2. 10M/100M/1G Ethernet Design Example
3. 1G/2.5G Ethernet Design Example with IEEE 1588v2 Feature
4. 2.5G Ethernet Design Example
5. 10M/100M/1G/2.5G/5G/10G (USXGMII) Ethernet Design Example
6. Interface Signals Description
7. Configuration Registers Description
8. Document Revision History for the Low Latency Ethernet 10G MAC Intel® FPGA IP Design Example User Guide: Agilex™ 5
Visible to Intel only — GUID: deh1704273237343
Ixiasoft
4.6. Configuration Registers
You can access the 32-bit configuration registers of the design components through the Avalon® memory-mapped interface.
Byte Offset | Block |
---|---|
0x00_0000 | Reserved |
0x00_4000 | Reserved |
Channel 0 | |
0x01_0000 | MAC |
0x01_8000 | PHY |
0x01_A000 | Reserved |
Channel 1 | |
0x02_0000 | MAC |
0x02_8000 | PHY |
0x02_A000 | Reserved |
Traffic Controller | |
0x10_0000 | Traffic Controller |
Related Information