Agilex™ 7 F-Series and I-Series FPGA Memory Subsystem IP Release Notes

Download PDF
ID 789391
Date 7/08/2024
Public
Document Table of Contents
Document Table of Contents x
1. Agilex™ 7 F-Series and I-Series FPGA Memory Subsystem IP Release Notes
1. Agilex™ 7 F-Series and I-Series FPGA Memory Subsystem IP Release Notes x
1.1. Agilex™ 7 F-Series and I-Series FPGA Memory Subsystem IP v2.0.1 1.2. Agilex™ 7 F-Series and I-Series FPGA Memory Subsystem IP v2.0.0 1.3. Intel Agilex® 7 F-Series and I-Series FPGA Memory Subsystem IP v1.0.1 1.4. Intel Agilex® 7 F-Series and I-Series FPGA Memory Subsystem IP v1.0.0
1. Agilex™ 7 F-Series and I-Series FPGA Memory Subsystem IP Release Notes

1.1. Agilex™ 7 F-Series and I-Series FPGA Memory Subsystem IP v2.0.1

Table 1.  v2.0.1 2024.07.08
Quartus® Prime Version Description Impact
24.2 Verified in the Quartus® Prime software v24.2. Provides memory subsystem IP for use with Agilex™ 7 F-Series and I-Series FPGAs.
Note: This documentation is preliminary and subject to change.
Level Two Title