Parameterizable Macros for Intel® FPGAs User Guide

ID 772350
Date 4/10/2024
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Visible to Intel only — GUID: fbx1692916631863

Ixiasoft

Document Table of Contents

5.2.1. Asynchronous Reset Synchronizer Parameterizable Macro Port Descriptions

Table 13.  Asynchronous Reset Synchronizer Parameterizable Macro Port Descriptions
Port Type Width Required Description
clk Input 1 Yes Synchronizer reset clock port.
arst_in Input 1 Yes Asynchronous reset input port.
srst_out Output 1 Yes Synchronous reset output port.