Intel® FPGA AI Suite: SoC Design Example User Guide

ID 768979
Date 9/06/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.5.1. Confirming Intel® Arria® 10 SX SoC FPGA Development Kit Board Settings

Confirm the board settings as follows:
  1. Ensure that the Intel® Arria® 10 SX SoC FPGA Development Kit has the required DIP switch and jumper settings. The SoC example design requires that all DIP switches have their default settings except for SW2 switches 5, 6, 7, and 8, which should be switched ON:

    For more details about default DIP switch and jumper settings, refer to Arria 10 SoC Development Kit User Guide .

  2. Ensure that the HILO cards are fitted correctly.

    The Intel® Arria® 10 SX SoC FPGA Development Kit includes two DDR4 HILO cards: the HPS memory (1GB) and the FPGA memory (2GB). Both the HPS Memory and FPGA Memory DDR4 HILO modules must be fitted as shown in the following image: