Visible to Intel only — GUID: ypb1659542941105
Ixiasoft
2.5.2.1. Parameter Group: Global Parameters
2.5.2.2. Parameter Group: activation
2.5.2.3. Parameter Group: pe_array
2.5.2.4. Parameter Group: pool
2.5.2.5. Parameter Group: depthwise
2.5.2.6. Module: softmax
2.5.2.7. Parameter Group: dma
2.5.2.8. Parameter Group: xbar
2.5.2.9. Parameter Group: filter_scratchpad
2.5.2.10. Parameter Group: input_stream_interface
2.5.2.11. Parameter Group: output_stream_interface
2.5.2.12. Parameter Group: config_network
2.5.2.13. (Early Access) Parameter Group: layout_transform_params
Visible to Intel only — GUID: ypb1659542941105
Ixiasoft
3.4.3. The --flow list Flow
Use --flow list flow to list all available architecture in an IP library folder. An architecture description file (.arch) specifies the target FPGA family device.
If an architecture has been added to the IP library with different FPGA families, those architecture–FPGA family combinations are displayed as different architectures in the IP folder.
Usage Synopsis
dla_create_ip --flow list [--ip_dir <ip_directory>]
Sample Call
dla_create_ip --flow list --ip_dir $COREDLA_ROOT/example_ip_cores
Sample Output
=============================================================== Listing available architectures from <ai_suite_rootdir>/ip =============================================================== 1x1x16x16_fp11_sb30240_reluk16_poolk16_A10 1x1x16x16_fp11_sb30240_reluk16_A10