Intel® FPGA AI Suite: IP Reference Manual

ID 768974
Date 12/01/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.5.2. AXI Interfaces

Name

Type

Description

DDR0 Initiator

AXI4

Initiator port for connecting to DDR memory

CSR Responder

AXI4-Lite

Exposes IP MMIO region

Interrupt Initiator

Interrupt Sender

Level sensitive interrupt