F-Tile Ethernet Multirate Intel® FPGA IP Release Notes

Download PDF
ID 721600
Date 7/08/2024
Public
Document Table of Contents
Document Table of Contents x
1. F-Tile Ethernet Multirate Intel® FPGA IP Release Notes
1. F-Tile Ethernet Multirate Intel® FPGA IP Release Notes x
1.1. F-Tile Ethernet Multirate Intel FPGA IP v12.0.0 1.2. F-Tile Ethernet Multirate Intel FPGA IP v11.0.0 1.3. F-Tile Ethernet Multirate Intel FPGA IP v9.0.0 1.4. F-Tile Ethernet Multirate Intel FPGA IP v8.0.0 1.5. F-Tile Ethernet Multirate Intel FPGA IP v7.0.0 1.6. F-Tile Ethernet Multirate Intel FPGA IP v6.0.0 1.7. F-Tile Ethernet Multirate Intel FPGA IP v5.0.0 1.8. F-Tile Ethernet Multirate Intel FPGA IP v4.0.0 1.9. F-Tile Ethernet Multirate Intel FPGA IP v3.0.0 1.10. F-Tile Ethernet Multirate Intel FPGA IP v2.0.0 1.11. F-Tile Ethernet Multirate Intel FPGA IP v1.0.0 1.12. F-Tile Ethernet Multirate Intel® FPGA IP User Guide Archives
1. F-Tile Ethernet Multirate Intel® FPGA IP Release Notes

1.7. F-Tile Ethernet Multirate Intel FPGA IP v5.0.0

Table 7.  v5.0.0 2022.12.19
Quartus® Prime Version Description Impact
22.4 Added PTP support for MAC Avalon ST client interface. MAC Avalon ST client interface is available now for PTP enabled variants.
Added the IP parameter: PTP logic resource optimization Determines the number of active ports and Ethernet rates available when PTP is enabled.

This parameter can optimize the resource utilization of a reconfiguration group.

The current release only supports the FGT PMA type.
Added the IP parameter: Include 32-bit soft CWBIN Counters

Available when FEC mode is selected. When enabled, converts 8-bit CWBin0-3 registers in Ethernet Hard IP to 32-bit registers in soft logic.

Added the IP parameter: Reconfig Clock Frequency The Avalon memory mapped interface uses this clock to access control status registers (CSRs).
Level Two Title