F-Tile SDI II FPGA IP Design Example User Guide

Download PDF
ID 710496
Date 4/04/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Document Table of Contents x
1. F-Tile SDI II Intel FPGA IP Design Example Quick Start Guide 2. Design Example Detailed Description 3. Document Revision History for the F-Tile SDI II Intel FPGA IP Design Example User Guide
1. F-Tile SDI II Intel FPGA IP Design Example Quick Start Guide x
1.1. Directory Structure 1.2. Generating the Design 1.3. Simulating the Design 1.4. Compiling and Testing the Design in Hardware 1.5. Design Example Parameters
2. Design Example Detailed Description x
2.1. Features 2.2. Hardware and Software Requirements 2.3. Functional Description 2.4. Simulation
2.3. Functional Description x
2.3.1. Design Components 2.3.2. Clocking Scheme
2.3.2. Clocking Scheme x
2.3.2.1. Clocking Scheme Component
2.4. Simulation x
2.4.1. Testbench Components 2.4.2. Test Description 2.4.3. Hardware Testing 2.4.4. Signal
2.4.3. Hardware Testing x
2.4.3.1. Parallel loopback 2.4.3.2. Serial loopback
1. F-Tile SDI II Intel FPGA IP Design Example Quick Start Guide
2. Design Example Detailed Description
3. Document Revision History for the F-Tile SDI II Intel FPGA IP Design Example User Guide

2.4.2. Test Description

The simulation only checks for the assertion of trs_locked signal and the number of transceiver reconfiguration triggered after every video standard switching.

The following figure shows the sequence of the video standard for triple-rate design:

The following figure shows the sequence of the video standard for multi-rate design:

For single-rate design, there is one video standard being tested:

  • HD single-rate – HD
  • 3G single-rate – 3G Level A 10-bit Multiplex

If you turn on the Dynamic TX Clock Switching option, only one video standard is being tested with two different TX PHY reference clocks to demonstrate the switching.

  • HD single-rate – HD
  • 3G single-rate / triple rate – 3G Level A 10-bit Multiplex
  • Multi-rate – 12G 10-bit Multiplex Type 1
Figure 23. Simulation Waveform
Table 12.  Signals Description
Testbench signal Description
/tb_top/tb_rx_checker/rx_std Video standard keep switching after obtaining lock signal
/tb_top/tb_rx_checker/align_locked Lock signals from IP core
/tb_top/tb_rx_checker/trs_locked
/tb_top/tb_rx_checker/reconfig_count Actual number of transceiver reconfiguration triggered after every video standard switching versus the expected number of configuration.
/tb_top/tb_rx_checker/expected_rcfgcount

A successful simulation ends with the following message:

Level Two Title