HDMI Intel® FPGA IP User Guide

ID 683798
Date 4/10/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

9.1.1.15. USER_PACKET_HEADER (0x013)

Table 80.  USER_PACKET_HEADER (0x013)
Name Bit(s) Access Description Reset
Reserved 31:24 - - -
USER packet header2 23:16 RW User packet header byte 2 0x0
USER packet header1 15:8 RW User packet header byte 1 0x0
USER packet header0 7:0 RW User packet header byte 0 0x0