Visible to Intel only — GUID: ody1560912952400
Ixiasoft
1. Agilex™ 7 F-Series and I-Series General-Purpose I/O Overview
2. Agilex™ 7 F-Series and I-Series GPIO Banks
3. Agilex™ 7 F-Series and I-Series HPS I/O Banks
4. Agilex™ 7 F-Series and I-Series SDM I/O Banks
5. Agilex™ 7 F-Series and I-Series I/O Troubleshooting Guidelines
6. Agilex™ 7 F-Series and I-Series General-Purpose I/O IPs
7. Programmable I/O Features Description
8. Agilex™ 7 General-Purpose I/O User Guide: F-Series and I-Series User Guide Archives
9. Documentation Related to the Agilex™ 7 General-Purpose I/O User Guide: F-Series and I-Series
10. Document Revision History for the Agilex™ 7 General-Purpose I/O User Guide: F-Series and I-Series
2.5.1. VREF Sources and VREF Pins
2.5.2. I/O Standards Implementation Based on VCCIO_PIO Voltages
2.5.3. OCT Calibration Block Requirement
2.5.4. I/O Pins Placement Requirements
2.5.5. I/O Standard Selection and I/O Bank Supply Compatibility Check
2.5.6. Simultaneous Switching Noise
2.5.7. Special Pins Requirement
2.5.8. External Memory Interface Pin Placement Requirements
2.5.9. HPS Shared I/O Requirements
2.5.10. Clocking Requirements
2.5.11. SDM Shared I/O Requirements
2.5.12. Unused Pins
2.5.13. Voltage Setting for Unused GPIO Banks
2.5.14. GPIO Pins During Power Sequencing
2.5.15. Drive Strength Requirement for GPIO Input Pins
2.5.16. Maximum DC Current Restrictions
2.5.17. 1.2 V I/O Interface Voltage Level Compatibility
2.5.18. GPIO Pins for the Avalon® Streaming Interface Configuration Scheme
2.5.19. Maximum True Differential Signaling Receiver Pairs Per I/O Lane
6.1.1. Release Information for GPIO Intel® FPGA IP
6.1.2. Generating the GPIO Intel® FPGA IP
6.1.3. GPIO Intel® FPGA IP Parameter Settings
6.1.4. GPIO Intel® FPGA IP Interface Signals
6.1.5. GPIO Intel® FPGA IP Architecture
6.1.6. Verifying Resource Utilization and Design Performance
6.1.7. GPIO Intel® FPGA IP Timing
6.1.8. GPIO Intel® FPGA IP Design Examples
Visible to Intel only — GUID: ody1560912952400
Ixiasoft
2.4.1.1.2. RT OCT
RT OCT with calibration is available only for input and bidirectional pins. Output pins do not support RT OCT with calibration.
- The RT OCT calibration circuit compares the total impedance of the I/O buffer to the external resistor connected to the RZQ pin.
- During calibration, the circuit continuously alters the impedance of the I/O buffer until the value reaches the target impedance, which is a predetermined ratio to the reference resistance.
- The calibration occurs at the end of the device configuration. When the calibration circuit finds the correct impedance, the circuit powers down and stops changing the characteristics of the drivers.
- You may trigger recalibration during user mode.
I/O Standard | RT OCT with Calibration (Ω) |
---|---|
SSTL-12 | 50, 60 |
POD12 | 50, 60 |
HSTL-12 | 50, 60 |
Differential SSTL-12 | 50, 60 |
Differential POD12 | 50, 60 |
Differential HSTL-12 | 50, 60 |