3. SmartVID Functional Description
The SmartVID Controller IP core connects to the other sub-systems in a device.
Figure 1. SmartVID Controller Block DiagramThe figure below shows a block diagram of the SmartVID Controller IP core.
Interface | Description |
---|---|
Clock Reset |
|
JTAG | Uses the JTAG interface to retrieve the fuse value from the JTAG atom on an Arria 10 device. |
Temperature Sensor | Uses the temperature sensor to sample the temperature code for the SmartVID controller operation. |
Avalon Control and Status Register (CSR) | To change the control and status register values on the fly (for advance users). |
Parallel/User Logic | To interface with the user logic. |