Visible to Intel only — GUID: rjf1522449114516
Ixiasoft
1. About This Document
2. Introduction
3. Getting Started
4. Installing the OPAE Software Package
5. Identifying the Flash Image and BMC Firmware
6. Running FPGA Diagnostics
7. Running the OPAE in a Non-Virtualized Environment
8. Running the OPAE in a Virtualized Environment
9. Intel® Acceleration Stack Quick Start Guide for Intel® Programmable Acceleration Card with Intel® Arria® 10 GX FPGA Archives
10. Document Revision History for Intel® Acceleration Stack Quick Start Guide for Intel® Programmable Acceleration Card with Intel® Arria® 10 GX FPGA
A. Updating the FIM and BMC Firmware
B. Handling Graceful Thermal Shutdown
C. FPGA Device Access Permission
D. Memlock Limit
E. Hugepage Settings
F. Troubleshooting Frequently Asked Questions (FAQ)
G. Documentation Available for the Intel® Acceleration Stack for Intel® Xeon® CPU with FPGAs 1.2.1 Release
F.1. Why do I see a 'No Suitable slots found' message when running fpgaconf on my AFU image?
F.2. How do I flash the FIM or program the AFU in a multicard system?
F.3. Which environment variables are required?
F.4. What actions do I take if I see the error message 'Error enumerating resources: no driver available'?
F.5. Troubleshooting OPAE Installation on RHEL
Visible to Intel only — GUID: rjf1522449114516
Ixiasoft
8.3. Running the Hello FPGA Example on Virtual Machine
This section assumes that you have set up the Virtual Machine (VM) and connected to the virtual function (VF) device with ID 09c5. On the virtual machine, install the Intel FPGA Driver and OPAE Software. For instructions, refer to section Installing the OPAE Software Package.
Complete the following steps to test the operation of the NLB mode 0 AFU in a virtualized environment:
- Configure the system hugepages to allocate 20, 2 MB hugepages that this utility requires. This command requires root privileges:
sudo sh -c "echo 20 > /sys/kernel/mm/hugepages/hugepages-\ 2048kB/nr_hugepages"
- Complete the following commands to extract the .tar file:
tar xf $OPAE_PLATFORM_ROOT/sw/opae*.tar.gz cd opae*
- To compile, type the following command:
gcc -o hello_fpga -std=gnu99 -rdynamic \ -ljson-c -luuid -lpthread -lopae-c -lm -Wl,-rpath -lopae-c \ $OPAE_PLATFORM_ROOT/sw/opae*/samples/hello_fpga.c
- Run the example:
sudo ./hello_fpga
Sample output:
Running Test Done Running Test
For more information about the hello_fpga sample host application, refer to the following files:- Source code located at $OPAE_PLATFORM_ROOT/sw/opae*/samples/hello_fpga.c
- Native Loopback Accelerator Functional Unit (AFU) User Guide for AFU register descriptions.