F-Tile Interlaken Intel® FPGA IP User Guide

ID 683622
Date 12/04/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

1.3. Device Speed Grade Support

The F-Tile Interlaken Intel® FPGA IP core supports Intel Agilex® 7 devices with these speed grade properties:
  • Transceiver speed grade:
    • FGT: -1 or -2
    • FHT: -1
  • Core speed grade: -1 or -2 or -3
    • 10 lanes x 56.25 Gbps lane rate designs supported core speed grade: -1 or -2
    • 12 lanes x 56.25 Gbps lane rate designs with user interface width 24-word supported core speed grade: -1 or -2
Note: For designs with 56.25 Gbps data rate, you may observe a minimum pulse width violation when using a device with a speed grade of -3.