Visible to Intel only — GUID: nik1398706951742
Ixiasoft
Visible to Intel only — GUID: nik1398706951742
Ixiasoft
3.11. Using PLLs and Clock Networks
In Arria 10 devices, PLLs are not integrated in the Native PHY IP core. You must instantiate the PLL IP cores separately. Unlike in previous device families, PLL merging is no longer performed by the Quartus Prime software. This gives you more control, transparency, and flexibility in the design process. You can specify the channel configuration and PLL usage.
Section Content
Non-bonded Configurations
Bonded Configurations
Implementing PLL Cascading
Mix and Match Example
Timing Closure Recommendations