Visible to Intel only — GUID: brq1663915416306
Ixiasoft
1.1. Ethernet IEEE 1588 Time of Day Clock Intel® FPGA IP
1.2. Ethernet IEEE 1588 TOD Synchronizer Intel® FPGA IP
1.3. Ethernet Packet Classifier Intel® FPGA IP
1.4. Ethernet Design Example Components v17.0
1.5. Ethernet Design Example Components v16.0
1.6. Ethernet Design Example Components User Guide Archives
1.1.1. Ethernet IEEE 1588 Time of Day Clock Intel® FPGA IP v20.1.1
1.1.2. Ethernet IEEE 1588 Time of Day Clock Intel® FPGA IP v20.0.0
1.1.3. Ethernet IEEE 1588 Time of Day Clock Intel® FPGA IP v19.3.0
1.1.4. Ethernet IEEE 1588 Time of Day Clock Intel® FPGA IP v19.2.0
1.1.5. Ethernet IEEE 1588 Time of Day Clock Intel® FPGA IP v18.0
1.1.6. Ethernet IEEE 1588 Time of Day Clock Intel® FPGA IP v17.1
1.2.1. Ethernet IEEE 1588 TOD Synchronizer Intel® FPGA IP v20.0.5
1.2.2. Ethernet IEEE 1588 TOD Synchronizer Intel® FPGA IP v20.0.4
1.2.3. Ethernet IEEE 1588 TOD Synchronizer Intel® FPGA IP v20.0.0
1.2.4. Ethernet IEEE 1588 TOD Synchronizer Intel® FPGA IP v19.2.0
1.2.5. Ethernet IEEE 1588 TOD Synchronizer Intel® FPGA IP v18.0
1.2.6. Ethernet IEEE 1588 TOD Synchronizer Intel® FPGA IP v17.1
Visible to Intel only — GUID: brq1663915416306
Ixiasoft
1.1.2. Ethernet IEEE 1588 Time of Day Clock Intel® FPGA IP v20.0.0
Quartus® Prime Version | Description | Impact |
---|---|---|
22.3 | In Platform Designer, the interface type of the following signals are changed from Conduit to Avalon® Streaming.
|
In Platform Designer, the interface type of these signals are not compatible with the older IP version. |