Visible to Intel only — GUID: mwh1391806416438
Ixiasoft
1. Intel® FPGA RTE for OpenCL™ Standard Edition Getting Started Guide
2. Getting Started with the Intel® FPGA RTE for OpenCL™ Standard Edition for 64-Bit Windows
3. Getting Started with the Intel® FPGA RTE for OpenCL™ Standard Edition for x86_64 Linux Systems
4. Getting Started with the Intel® FPGA RTE for OpenCL™ Standard Edition for Intel® ARMv7-A SoC FPGA
A. Document Revision History of the Intel® FPGA RTE for OpenCL™ Standard Edition Getting Started Guide
2.1. Downloading the Intel® FPGA RTE for OpenCL™ Standard Edition
2.2. Installing the Intel® FPGA RTE for OpenCL™
2.3. Setting the Intel® FPGA RTE for OpenCL™ Standard Edition User Environment Variables
2.4. Verifying Software Installation
2.5. Installing an FPGA Board
2.6. Updating the Hardware Image on the FPGA
2.7. Executing an OpenCL Kernel on an FPGA
2.8. Uninstalling the Software
2.9. Uninstalling the FPGA Board
3.1. Downloading the Intel® FPGA RTE for OpenCL™ Standard Edition
3.2. Installing the Intel® FPGA RTE for OpenCL™
3.3. Setting the Intel® FPGA RTE for OpenCL™ Standard Edition User Environment Variables
3.4. Verifying Software Installation
3.5. Installing an FPGA Board
3.6. Updating the Hardware Image on the FPGA
3.7. Executing an OpenCL Kernel on an FPGA
3.8. Uninstalling the Software
3.9. Uninstalling the FPGA Board
4.1.1. Downloading the Intel® FPGA SDK for OpenCL Standard Edition and the SoC EDS Standard Edition
4.1.2. Installing the Intel® FPGA SDK for OpenCL Standard Edition for SoC FPGA
4.1.3. Installing the Intel® SoC FPGA Embedded Development Suite Standard Edition
4.1.4. Recompiling the Linux Kernel Driver
4.1.5. Installing the Intel FPGA RTE for OpenCL Standard Edition onto the SoC FPGA Board
4.1.6. Installing the Cyclone V SoC Development Kit
4.1.7. Executing an OpenCL Kernel on an SoC FPGA
4.1.8. Uninstalling the Intel® FPGA RTE for OpenCL™ Standard Edition
4.2.1. Downloading the Intel® FPGA SDK for OpenCL™ Standard Edition and the SoC EDS Standard Edition
4.2.2. Installing the Intel® FPGA SDK for OpenCL Standard Edition for SoC FPGA
4.2.3. Installing the Intel® SoC FPGA Embedded Development Suite Standard Edition
4.2.4. Recompiling the Linux Kernel Driver
4.2.5. Installing the Intel FPGA RTE for OpenCL Standard Edition onto the SoC FPGA Board
4.2.6. Installing the Cyclone V SoC Development Kit
4.2.7. Executing an OpenCL Kernel on an SoC FPGA
4.2.8. Uninstalling the Intel® FPGA RTE for OpenCL™ Standard Edition
Visible to Intel only — GUID: mwh1391806416438
Ixiasoft
4.1.6.3. Setting Up Terminal Connection
To set up the terminal connection on the Cyclone® V SoC Development Kit for use with the Windows version of the Intel® FPGA SDK for OpenCL™, specify the USB virtual COM port settings.
- Connect the board to your development machine via the micro-USB port that is closest to the power supply connector on the board.
- Connect the board to the power supply and power it up.
- Download the Virtual COM port (VCP) driver from the VCP driver download page on the Future Technology Devices International (FTDI) Ltd. website.
- Determine the COM port in use.
- From the Windows Start menu, click Control Panel > Hardware and Sound.
- Under Devices and Printers, click Device Manager.
- In the Device Manager window, under Ports, click USB Serial Port (COM<X>).
- Connect either the Tera Term or PuTTY open-source terminal emulator to the COM port that the FDTI driver creates.
- Set the port settings to 115200, 8N1, with parity and control flow set to none.
- For Tera Term, select Setup > Terminal, and then change Code Page to 1250.
- Without powering down, restart the board.