FIFO Intel® FPGA IP User Guide

Download PDF
ID 683522
Date 7/08/2024
Public
Document Table of Contents
Document Table of Contents x
1. FIFO Intel® FPGA IP User Guide
1. FIFO Intel® FPGA IP User Guide x
1.1. Configuration Methods 1.2. Specifications 1.3. FIFO Functional Timing Requirements 1.4. SCFIFO ALMOST_EMPTY Functional Timing 1.5. FIFO Output Status Flag and Latency 1.6. FIFO Metastability Protection and Related Options 1.7. FIFO Synchronous Clear and Asynchronous Clear Effect 1.8. SCFIFO and DCFIFO Show-Ahead Mode 1.9. Different Input and Output Width 1.10. DCFIFO Timing Constraint Setting 1.11. Coding Example for Manual Instantiation 1.12. Design Example 1.13. Gray-Code Counter Transfer at the Clock Domain Crossing 1.14. Guidelines for Embedded Memory ECC Feature 1.15. FIFO Intel® FPGA IP User Guide Archives 1.16. Document Revision History for the FIFO Intel® FPGA IP User Guide
1.2. Specifications x
1.2.1. Verilog HDL Prototype 1.2.2. VHDL Component Declaration 1.2.3. VHDL LIBRARY-USE Declaration 1.2.4. FIFO Signals 1.2.5. FIFO Parameter Settings
1.7. FIFO Synchronous Clear and Asynchronous Clear Effect x
1.7.1. Recovery and Removal Timing Violation Warnings when Compiling a DCFIFO
1.10. DCFIFO Timing Constraint Setting x
1.10.1. Embedded Timing Constraint 1.10.2. User Configurable Timing Constraint
1.10.2. User Configurable Timing Constraint x
1.10.2.1. SDC Commands
1. FIFO Intel® FPGA IP User Guide

1.2.5. FIFO Parameter Settings

Table 3.  FIFO Parameters
Parameter Type Required Description
lpm_width Integer Yes

Specifies the width of the data and q ports for the SCFIFO function and DCFIFO function. For the DCFIFO_MIXED_WIDTHS function, this parameter specifies only the width of the data port.

lpm_width_r 7 Integer Yes

Specifies the width of the q port for the DCFIFO_MIXED_WIDTHS function.

lpm_widthu Integer Yes Specifies the width of the usedw port for the SCFIFO function, or the width of the rdusedw and wrusedw ports for the DCFIFO function. For the DCFIFO_MIXED_WIDTHS function, it only represents the width of the wrusedw port.
lpm_widthu_r 7 Integer Yes Specifies the width of the rdusedw port for the DCFIFO_MIXED_WIDTHS function.
lpm_numwords Integer Yes Specifies the depths of the FIFO you require. The value must be at least 4.

The value assigned must comply to the following equation:

2^LPM_WIDTHU
lpm_showahead String Yes Specifies whether the FIFO is in normal mode (OFF) or show-ahead mode (ON). For more details, refer to SCFIFO and DCFIFO Look-Ahead Mode section.

If you set the parameter to ON, you may reduce performance.

lpm_type String No Identifies the library of parameterized modules (LPM) entity name. The values are SCFIFO and DCFIFO.
lpm_hint String No

This is a legacy parameter that is used to set the following:

  1. Maximum depth. You can set the maximum depth desired with “MAXIMUM_DEPTH=<depth>”. Allow the Quartus® Prime software to automatically choose the maximum depth of the RAM used in SCFIFO by ignoring this parameter.
  2. RAM block type. You can select the RAM block type with “RAM_BLOCK_TYPE=<M20K|MLAB|AUTO>”. The default value is AUTO.
  3. Disable Embedded Timing Constraint. This is a compulsory parameter to be set for DCFIFO, which disables the legacy set_false_path that resides in FIFO Intel® FPGA IP. Add “DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT=TRUE” to lpm_hint for proper timing analysis on the synchronizer path within DCFIFO IP. The default value is FALSE.
  4. Disable power up value of FIFO internal signals registers. Add "DISABLE_REG_POWER_UP_VALUE=TRUE" to lpm_hint to disable the power up value of FIFO internal registers. The default value is FALSE.

Options should be concatenated with a comma in between and enclosed with double quotations. The order does not matter. For example:

lpm_hint = ”MAXIMUM_DEPTH=512,

RAM_BLOCK_TYPE=M20K,

DISABLE_REG_POWER_UP_VALUE=TRUE,

DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT=TRUE”

overflow_checking String No Specifies whether or not to enable the protection circuitry for overflow checking that disables the wrreq port when the FIFO Intel® FPGA IP core is full. The values are ON or OFF. If omitted, the default is ON.
underflow_checking String No Specifies whether or not to enable the protection circuitry for underflow checking that disables the rdreq port when the FIFO Intel® FPGA IP core is empty. The values are ON or OFF. If omitted, the default is ON.

Note that reading from an empty SCFIFO gives unpredictable results.
enable_ecc 8 String No Specifies whether to enable the error checking and correcting (ECC) feature that corrects single bit errors, double adjacent bit errors, and detects triple adjacent bit errors at the output of the memory. This option is only available for Arria® 10 devices using M20K memory block type.

The ECC is disabled by default.

delay_wrusedw 0

String No Specify the number of register stages that you want to internally add to the rdusedw or wrusedw port using the respective parameter.

The default value of 1 adds a single register stage to the output to improve its performance. Increasing the value of the parameter does not increase the maximum system speed. It only adds additional latency to the respective output port.

add_usedw_msb_bit String No Increases the width of the rdusedw and wrusedw ports by one bit. By increasing the width, it prevents the FIFO Intel® FPGA IP core from rolling over to zero when it is full. The values are ON or OFF. If omitted, the default value is OFF.
rdsync_delaypipe

wrsync_delaypipe

Integer No Specify the number of synchronization stages in the cross clock domain. The value of the rdsync_delaypipe parameter relates the synchronization stages from the write control logic to the read control logic; the wrsync_delaypipe parameter relates the synchronization stages from the read control logic to the write control logic. Use these parameters to set the number of synchronization stages if the clocks are not synchronized, and set the clocks_are_synchronized parameter to FALSE.

The actual synchronization stage implemented relates variously to the parameter value assigned, depends on the target device.

The values of these parameters are internally reduced by two. Thus, the default value of 3 for these parameters corresponds to a single synchronization stage; a value of 4 results in two synchronization stages, and so on. Choose at least 4 (two synchronization stages) for metastability protection.

use_eab String No Specifies whether or not the FIFO Intel® FPGA IP core is constructed using the RAM blocks. The values are ON or OFF.

Setting this parameter value to OFF yields the FIFO Intel® FPGA IP core implemented in ALMs regardless of the type of the TriMatrix memory block type assigned to the ram_block_type parameter.

This parameter is enabled by default. FIFO is implemented using RAM blocks specified in ram_block_type.

write_aclr_synch String No Specifies whether or not to add a circuit that causes the aclr port to be internally synchronized by the wrclk clock. Adding the circuit prevents the race condition between the wrreq and aclr ports that could corrupt the FIFO Intel® FPGA IP core.

The values are ON or OFF. If omitted, the default value is OFF. This parameter is only applicable for Stratix® and Cyclone® series.

read_aclr_synch String No Specifies whether or not to add a circuit that causes the aclr port to be internally synchronized by the rdclk clock. Adding the circuit prevents the race condition between the rdreq and aclr ports that could corrupt the FIFO Intel® FPGA IP core.

The values are ON or OFF. If omitted, the default value is OFF.

clocks_are_synchronized 0 String No Specifies whether or not the write and read clocks are synchronized which in turn determines the number of internal synchronization stages added for stable operation of the FIFO. The values are TRUE and FALSE. If omitted, the default value is FALSE. You must only set the parameter to TRUE if the write clock and the read clock are always synchronized and they are multiples of each other. Otherwise, set this to FALSE to avoid metastability problems.

If the clocks are not synchronized, set the parameter to FALSE, and use the rdsync_delaypipe and wrsync_delaypipe parameters to determine the number of synchronization stages required.

ram_block_type String No

Specifies the target device’s Trimatrix Memory Block to be used. To get the proper implementation based on the RAM configuration that you set, allow the Quartus® Prime software to automatically choose the memory type by ignoring this parameter and set the use_eab parameter to ON. This gives the compiler the flexibility to place the memory function in any available memory resource based on the FIFO depth required. Types of RAM block type available; Auto (default), MLAB, M20K and M144K.

add_ram_output_register String No Specifies whether to register the q output. The values are ON and OFF. If omitted, the default value is OFF.

You can set the parameter to ON or OFF for the SCFIFO or the DCFIFO, that do not target Stratix®  II, Cyclone®  II, and new devices. This parameter does not apply to these devices because the q output must be registered in normal mode and unregistered in show-ahead mode for the DCFIFO.

almost_full_value 0 Integer No Sets the threshold value for the almost_full port. When the number of words stored in the FIFO is greater than or equal to this value, the almost_full port is asserted.
almost_empty_value 0 Integer No Sets the threshold value for the almost_empty port. When the number of words stored in the FIFO Intel® FPGA IP core is less than this value, the almost_empty port is asserted.
allow_wrcycle_when_full 0 String No Allows you to combine read and write cycles to an already full SCFIFO, so that it remains full. The values are ON and OFF. If omitted, the default is OFF. Use only this parameter when the OVERFLOW_CHECKING parameter is set to ON.
intended_device_family String No Specifies the intended device that matches the device set in your Quartus® Prime project. Use only this parameter for functional simulation.
7 Only applicable for the DCFIFO_MIXED_WIDTHS function.
8 Not applicable for the DCFIFO_MIXED_WIDTHS function.
Level Two Title