Visible to Intel only — GUID: ohs1567804398209
Ixiasoft
Serial Flash Mailbox Client IP Modules
Device Family Support
Signals
Register Map
Response Codes
Using the Serial Flash Mailbox Client Intel® FPGA IP
Design Example
Serial Flash Mailbox Client Intel FPGA IP Core User Guide Archives
Document Revision History for the Serial Flash Mailbox Client Intel FPGA IP User Guide
Prerequisites
Generating the Configuration Bitstream
Programming the Flash Memory with the Configuration Bitstream
Reading the Flash Memory Device Status Register
Reading the Flash Memory Device ID
Reading the Flash Memory Device ID Using the Control Command
Erasing Flash Memory
Reading Flash Memory
Writing Flash Memory
Visible to Intel only — GUID: ohs1567804398209
Ixiasoft
Generating the Configuration Bitstream
Use the Programming File Generator to generate configuration bitstream.
- On the Intel® Quartus® Prime File menu select Programming File Generator.
- For Device family specify Intel® Stratix® 10 .
- For Configuration mode specify Active Serial x4
- On the Output Files tab, select the JTAG Indirect Configuration File (.jic) output file type.
Figure 7. Output Files Tab
- On the Input Files tab, click Add Bitstream and browse to your .sof.
Figure 8. Input Files Tab
- On the Configuration Device tab select Add Device and select your device from the list of flash devices.
- Click Generate to generate the configuration bitstream.