Visible to Intel only — GUID: jrj1555716224800
Ixiasoft
1.1. Supported Devices and Configuration Methods
1.2. Quad SPI Flash Byte-Addressing
1.3. Generic Flash Programmer Operation
1.4. Generic Flash Programmer Flow Templates (Convert Programming File)
1.5. Generic Flash Programmer Settings Reference
1.6. Generic Flash Programmer User Guide Revision History
1.4.1. Initialization Flow Templates (Convert Programming File)
1.4.2. Program Flow Template (Convert Programming File)
1.4.3. Erase Flow Template (Convert Programming File)
1.4.4. Verify/Blank-Check/Examine Flow Template (Convert Programming File)
1.4.5. Termination Flow Template (Convert Programming File)
1.4.6. Programming Flow Action Properties
Visible to Intel only — GUID: jrj1555716224800
Ixiasoft
1.3.1.1. Step 1: Generate Primary Device Programming Files
The Intel® Quartus® Prime Assembler generates the .sof FPGA configuration file once design compilation is complete. Prior to running the Assembler, you can specify device and pin options that impact the .sof and subsequent .jic file generation.
Follow these steps to generate a .sof file for use in generic flash programming:
- Before running the Assembler, click Assignments > Device > Device & Pin Options to specify options for FPGA configuration pins and other hardware settings that the .sof file preserves. The following options are particularly relevant to generic flash programming. For option descriptions, refer to Device and Pin Options.
- General tab—specify the JTAG user code, configuration clock source, and options for specific configuration pins.
- Configuration tab—specify Active Serial or Active Serial x4 for the FPGA Configuration scheme. Select Auto for Configuration device I/O voltage, which you can specify with precision at a later time.
Figure 4. Device & Pin Options Dialog Box - To generate primary device programming files, click Processing > Start > Start Assembler. The Compiler confirms that prerequisite modules are complete, and launches the Assembler to generate the programming files.