Migrating your FPGA RTL Design from Intel® Acceleration Stack v1.1 to Intel® Acceleration Stack v1.3.1
The Intel FPGA PAC N3000-N supports operation at higher temperatures. The v1.3.1 RTL package, provided in the Acceleration Stack for Development, has updated the DDR4 IP core settings to refresh at a faster rate to maintain data integrity at higher temperatures. For your existing 1.1 FPGA design to work in the higher temperature environment supported by Intel FPGA PAC N3000-N, you must perform the following steps:
- Port your 1.1 FPGA design to work in v1.3.1 RTL. Edit the ccip_std_afu.sv file, change line 52:
From:
To:localparam int TIMESTAMP_WIDTH = 96
parameter TIMESTAMP_WIDTH = 96
- Recompile your RTL using the make flow as described in the Acceleration Functional Unit Developer Guide.