Intel® Acceleration Stack for Intel® Xeon® CPU with FPGAs Version 1.3.1 Release Notes: Intel FPGA Programmable Acceleration Card N3000-N

Download PDF
ID 683474
Date 6/16/2021
Public
Document Table of Contents
Document Table of Contents x
Notice Intel® Acceleration Stack for Intel® Xeon® CPU with FPGAs Version 1.3.1 Release Notes Intel Provided FPGA Factory Image Packet Drop Migrating your FPGA RTL Design from Intel® Acceleration Stack v1.1 to Intel® Acceleration Stack v1.3.1
Intel® Acceleration Stack for Intel® Xeon® CPU with FPGAs Version 1.3.1 Release Notes x
Minimum Requirements Supported Features Intel FPGA PAC N3000-N Reference Table Known Issues Component Information Supported Software Revision History for Intel® Acceleration Stack for Intel® Xeon® CPU with FPGAs v1.3.1 Release Notes
Component Information x
Broadcom* PEX8747 PCIe* Switch Intel Ethernet Controller XL710
Supported Software x
Intel® Network Adapter Drivers
Notice
Intel® Acceleration Stack for Intel® Xeon® CPU with FPGAs Version 1.3.1 Release Notes
Intel Provided FPGA Factory Image Packet Drop
Migrating your FPGA RTL Design from Intel® Acceleration Stack v1.1 to Intel® Acceleration Stack v1.3.1

Intel Ethernet Controller XL710

Limitation Details
For packets below 160 bytes, there is a hardware packet processing limit for the entire device of ~37 Mpps. Refer to section Intel® Ethernet Controller X710/XXV710/XL710 Throughput Limit in document: Intel® Ethernet Controller X710/ XXV710/XL710 Specification Update.
The Intel XL710 Ethernet controller on all Intel® FPGA PAC N3000-N variations do not support Wake-On-LAN. If your BIOS or OS enables Wake-On-LAN PCIe errors during a power down may be logged. You must disable Wake-On-LAN on your system.
Level Two Title