Visible to Intel only — GUID: eis1415068609830
Ixiasoft
Using the Port and Parameter Definitions
Instead of using the parameter editor GUI, you can instantiate the IP core directly in your Verilog HDL, VHDL, or AHDL code by calling the IP core and setting its parameters as you would any other module, component, or subdesign.
Related Information